Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

For Employers

Add office photos

Engaged Employer

Cadence Design Systems

Compare

4.1

based on 272 Reviews

Video summary

93 Cadence Design Systems Jobs

Lead Design Engineer

Cadence Design Systems

4.1

based on 272 Reviews

5-10 years

₹ 21 - 37L/yr (AmbitionBox estimate)

Bangalore / Bengaluru

1 vacancy

Lead Design Engineer

Cadence Design Systems

posted 29d ago

Job Role Insights

Flexible timing

Key skills for the job

Hospital VLSI AutoCAD Design Engineering CATIA Maximo

+ 14 more

Job Description

Developing firmware for DDR PHY using microcontrollers
Responsible for developing firmware in C and similar Embedded programming languages typically involving bare-metal programming and developing low-level APIs on Microcontrollers.
Responsible for collaborating with hardware designers and memory subsystem architects to derive algorithms and implement them.
Responsible for collaborating with the verification team to deduce firmware-hardware co-verification plan.
Support debug of firmware-based simulations in hardware behavioral simulations (RTL simulations with firmware for verification)

Employment Type: Full Time, Permanent

Read full job description

Prepare for Lead Design Engineer roles with real interview advice

Top Cadence Design Systems Lead Design Engineer Interview Questions

Q1. Find All Pairs with Given Sum Given an integer array arr and an integer Sum , count and return the total number of pairs in the array whose ... read more

asked in SDE-2 interview

View answer (1)

Q2. Longest Common Prime Subsequence Problem Statement Imagine Ninja is tackling a puzzle during his long summer vacation. He has two arrays of ... read more

asked in Software Developer interview

View answer (1)

Q3. Minimum Number of Jumps Problem Given an array ARR of N integers, determine the minimum number of jumps required to reach the last index of ... read more

asked in SDE-2 interview

View answer (1)

View all 115 questions