Upload Button Icon Add office photos
filter salaries All Filters

1 Adroitec Systems Job

Senior Design Verification Engineer - UVM/System Verilog (5-7 yrs)

5-7 years

Senior Design Verification Engineer - UVM/System Verilog (5-7 yrs)

Adroitec Systems

posted 15d ago

Job Role Insights

Flexible timing

Job Description

Job Title : Senior Design Verification Engineer (5+ Years Experience)

Location : Bangalore / Hyderabad

Experience : 5+ Years

Domain : SoC/IP/ASIC Verification

Notice Period : Immediate to 30 Days

About the Role :

We are looking for a Senior Design Verification Engineer (5+ years) with expertise in IP and SoC-level verification. This role requires strong technical expertise, leadership skills, and the ability to collaborate across teams to deliver high-quality, first-time-right silicon.

If you have a passion for UVM-based methodologies, debugging complex issues, and mentoring junior engineers, this is the perfect opportunity!

Key Responsibilities :


- Own and drive verification strategy for complex IPs in SoC/ASIC designs

- Design and maintain UVM-based testbenches, ensuring high reusability and scalability

- Develop and execute comprehensive test plans to achieve high functional and code coverage

- Identify, root-cause, and debug complex design and verification failures

- Work closely with RTL designers, architects, and system engineers to analyse and resolve issues efficiently.

- Debug complex verification failures and collaborate with RTL designers and architects to resolve design bugs

- Optimize test environments for performance, efficiency, and automation

- Work on constraint-random stimulus generation and formal verification methodologies

- Communicate technical issues, debug findings, and design concerns effectively across teams.

- Mentor junior engineers and contribute to the development of best practices in verification methodologies

- Automate verification tasks using Python, Perl, or TCL

Required Skills & Qualifications :


- 5+ years of hands-on experience in IP or SoC-level verification for ASIC/FPGA designs

- Strong expertise in Verilog, System Verilog, C, and UVM for testbench development

- Deep understanding of BUS protocols (AMBA, AXI, AHB, APB, PCIe, DDR, USB etc.)

- Experience in coverage-driven and assertion-based verification

- Strong debugging skills using waveform viewers (VCS, ModelSim, Questa, or similar tools)

- Hands-on experience with constrained-random verification

- Knowledge of formal verification methodologies and static verification tools is a plus

- Proficiency in scripting languages such as Python, Perl, or TCL for automation is a plus

- Ability to work independently and mentor junior verification engineers


Functional Areas: Other

Read full job description

What people at Adroitec Systems are saying

What Adroitec Systems employees are saying about work life

based on 5 employees
75%
100%
Flexible timing
Night Shift
View more insights

Adroitec Systems Benefits

Free Transport
Child care
Gymnasium
Cafeteria
Work From Home
Free Food +6 more
View more benefits

Compare Adroitec Systems with

TCS

3.7
Compare

Infosys

3.6
Compare

Wipro

3.7
Compare

HCLTech

3.5
Compare

Tech Mahindra

3.5
Compare

LTIMindtree

3.8
Compare

Mphasis

3.4
Compare

Hexaware Technologies

3.5
Compare

Persistent Systems

3.5
Compare

Accenture

3.8
Compare

Cognizant

3.7
Compare

Capgemini

3.7
Compare

HDFC Bank

3.9
Compare

ICICI Bank

4.0
Compare

Genpact

3.8
Compare

Teleperformance

3.9
Compare

Concentrix Corporation

3.8
Compare

Axis Bank

3.8
Compare

Amazon

4.1
Compare

Jio

3.9
Compare

Similar Jobs for you

Senior Design Verification Engineer at Leadsoc

5-10 Yrs

₹ 15-25 LPA

Senior Design Verification Engineer at Spruce IT Pvt. Ltd.

5-9 Yrs

₹ 20-28 LPA

Design & Verification Engineer at Ambient Scientific

6-10 Yrs

₹ 18-30 LPA

Verification Engineer at Perfect Job Accord

5-8 Yrs

₹ 15-25 LPA

Ams Verification Engineer at MERAQUI VENTURES PRIVATE LIMITED

5-10 Yrs

₹ 30-60 LPA

IP Verification Engineer at Mempage

5-8 Yrs

₹ 12-25 LPA

Design & Verification Engineer at TECHCLOUDVERKS IT SOLUTIONS PRIVATE LIMITED

5-10 Yrs

₹ 10-30 LPA

Asic RTL Design Engineer at MosChip Technologies

5-8 Yrs

₹ 18-20 LPA

Verification Lead at MERAQUI VENTURES PRIVATE LIMITED

6-10 Yrs

₹ 30-60 LPA

Asic Design Engineer at Perfect Job Accord

5-8 Yrs

₹ 15-22 LPA

write
Share an Interview