Add office photos
All Filters
105 Apex Semiconductor Jobs
Design Engineering Manager
Apex Semiconductor
posted 8hr ago
Job Role Insights
Flexible timing
Key skills for the job
Job Description
Cadence Advantage
- The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
- Cadence s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
- The unique One Cadence - One Team culture promotes collaboration within and across teams to ensure customer success
- Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
- You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other every day.
Job Summary:
We have an immediate opening in the Post Silicon Physical Layer Electrical Validation team at Cadence Design Systems Bangalore, for the post of "Design Engineering Manager".
The responsibility entails leading pre silicon Physical Layer Electrical Validation infrastructure development as well as post silicon validation efforts primarily on Cadences High Speed SERDES Test chips, ie, activities involving (but not limited to) designing the hardware and software architecture required to test the test chips (be it the test PCBs, controlling FPGA platforms, Labview/python automation for controlling the HW etc), defining test plans for rigorously testing the compliance of the Test chips to the Physical Layer Electrical specifications , implementing these tests as planned, generating high quality test reports based on the test results etc.
What we are looking for in potential candidates is listed below.
Minimum Qualifications:
- 6-10 years (with Btech) or 4-8 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation
- Deep Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe, USB, DP, ethernet, SRIO, JESD204, DDRIO etc
- Strong hands on Experience in using lab equipment such as Oscilloscopes, Network Analyzer, Bit Error Rate Tester (BERT) etc
Preferred Qualifications:
- Experience managing small teams (at least 2 members and above)
- Experience leading the complete post silicon validation efforts for at least one full project
- 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping
- Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug.
- Familiarity with Verilog RTL coding, FPGA coding, Labview, python, C/C++, TCL
- Experience conducting hiring interviews and mentoring new hires
- Candidates are expected to be passionate about analog and digital electronic circuit design aspects as well as signal processing related aspects
Employment Type: Full Time, Permanent
Read full job descriptionPrepare for Design Engineering Manager roles with real interview advice
People are getting interviews at Apex Semiconductor through
People are getting interviews through
(based on 1 Apex Semiconductor interview)
Job Portal
100%
Low
Confidence
?
Low Confidence means the data is based on a small number of responses received from the candidates.
What people at Apex Semiconductor are saying
What Apex Semiconductor employees are saying about work life
based on 6 employees
Flexible timing
Monday to Friday
No travel
Apex Semiconductor Benefits
View more benefits
Compare Apex Semiconductor with
Intel
Compare
Texas Instruments
Compare
Broadcom
Compare
NXP Semiconductors
Compare
Micron Technology
Compare
Analog Devices
Compare
STMicroelectronics
Compare
Infineon Technologies
Compare
ON Semiconductor
Compare
TCS
Compare
Accenture
Compare
Wipro
Compare
Cognizant
Compare
Capgemini
Compare
HDFC Bank
Compare
ICICI Bank
Compare
Infosys
Compare
HCLTech
Compare
Tech Mahindra
Compare
Genpact
Compare
Similar Jobs for you
Share an Interview