Senior ASIC Engineer - DFT, OPD Hardware

The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and re-imagined user experience through Echo and Alexa. We want you to help us build on the success of our first generation of ML accelerator at edge.

Work hard. Have fun. Make history.

At Amazon, DFT (Design-for-Testability) is a multi-faceted job that involves architecture definition, logic design, verification, test patterns generation, chip bring-up and more. As a DFT lead, you will impact and see the device through its entire lifecycle, from definition stage to high volume production. You will be working in close collaboration with multiple VLSI engineering groups including design, verification, backend, test, reliability and more.

As part of the chip design group, you will:
Lead the development and implementation of DFT architecture
Oversee design and verification of DFT logic and components
Drive the sign-off on a generation of high-quality test and debug patterns for high coverage on silicon
Review sign-off level timing closure using static timing analysis of DFT modes
Lead wafer probe testing, ATE testing, silicon bring-up, diagnosis and support for physical failure analysis
Take high volume chips to production with high coverage ATE test program
BS degree in Computer Engineering/Electrical Engineering
7+ years in semiconductor companies as a DFT lead/manager
Chip design experience in Verilog and System Verilog
Chip verification experience, UVM methodology
Scan insertion tools and methodologies
MBIST and BISR, BIHR insertion tools and methodologies
EFUSE OTP controllers and related structures
Top level DFT architecture definition experience
Gate-level simulations
Static timing analysis, DFT related timing closure
Scripting (Perl/Tcl)
Experience in bringing up ATE test programs and taking complex SOC/ASIC top production
Experience in leading DFT teams and test engineers in taking chips from design to production