Filter interviews by
I applied via Recruitment Consulltant and was interviewed in Sep 2024. There was 1 interview round.
Noise/crosstalk can be solved by proper floorplanning, routing, shielding, and using low noise components.
Proper floorplanning to minimize signal interference
Careful routing to reduce crosstalk between signals
Using shielding techniques to isolate noisy components
Utilizing low noise components in the design
Implementing signal integrity analysis to identify and mitigate noise issues
Timing setup and solution for violation
Timing setup: input signal, clock signal, flip-flop
Solution for violation: adjust clock skew, optimize routing
Example: setup time violation due to long routing delay
Top trending discussions
I applied via Referral
I am a physical design engineer with experience in designing and optimizing integrated circuits.
I have a Bachelor's degree in Electrical Engineering
I have worked on multiple projects involving ASIC design and verification
I am proficient in using industry-standard EDA tools such as Cadence and Synopsys
I have experience in optimizing power, area, and timing constraints for ICs
I am a team player and have collaborated with...
I worked on a project involving physical design of a microprocessor chip.
My role was to design and optimize the layout of the chip using industry-standard EDA tools.
I collaborated with the design team to ensure that the chip met performance and power requirements.
I also performed timing analysis and physical verification to ensure that the chip was manufacturable.
The project involved working with advanced process nodes...
I enjoy studying computer architecture and digital logic design.
Computer architecture
Digital logic design
Microprocessor design
VLSI design
A CMOS inverter is a digital logic gate that converts a digital input signal to its complement.
It consists of a PMOS transistor and an NMOS transistor connected in series.
The input signal is connected to the gates of both transistors.
The output is taken from the drain of the PMOS transistor and the drain of the NMOS transistor.
When the input is high, the PMOS transistor is off and the NMOS transistor is on, resulting i...
An inverter has 5 levels of working: input, pre-driver, driver, output, and load.
Input stage receives the input signal and converts it to a digital signal.
Pre-driver stage amplifies the digital signal and sends it to the driver stage.
Driver stage amplifies the signal further and sends it to the output stage.
Output stage converts the amplified signal back to analog form.
Load stage receives the analog signal and drives t
Strong 1 and strong 0 are the maximum voltage levels that an inverter can output for logic 1 and logic 0 respectively.
Strong 1 is the maximum voltage level that an inverter can output for logic 1.
Strong 0 is the maximum voltage level that an inverter can output for logic 0.
These concepts are important in determining the noise margin of a digital circuit.
The noise margin is the difference between the minimum voltage lev...
Layout designing involves creating a physical representation of a circuit using CAD tools.
Layout designing is a crucial step in the physical design process of integrated circuits.
It involves placing and routing the components of a circuit to meet design specifications.
CAD tools commonly used for layout designing include Cadence Virtuoso, Synopsys IC Compiler, and Mentor Graphics Calibre.
Layout designers must consider f...
I am a Physical Design Engineer with experience in designing and optimizing integrated circuits.
I have a Bachelor's degree in Electrical Engineering
I have worked on projects involving ASIC design and verification
I am proficient in using tools such as Cadence and Synopsys
I have experience in optimizing power, area, and timing constraints
I am familiar with industry-standard design methodologies such as RTL-to-GDSII flow
My favorite subject throughout my course of study is Digital Design.
I enjoyed learning about logic gates and how they can be used to create complex circuits.
I found the process of designing and testing digital circuits to be very satisfying.
I also appreciated the practical applications of digital design in fields like computer architecture and embedded systems.
I excelled in courses like Digital Logic Design and Compute...
Virtual ground is a concept where the non-inverting input of an op-amp is grounded to create a reference point for the inverting input.
Virtual ground is created by connecting the non-inverting input of an op-amp to ground.
This creates a reference point for the inverting input, which can be used to amplify the difference between the two inputs.
Virtual ground is commonly used in amplifier circuits and filters.
Examples of...
A transistor amplifier is a circuit that uses a transistor to amplify the input signal.
A transistor amplifier consists of a transistor, a power supply, and input and output signals.
The transistor acts as a switch, controlling the flow of current through the circuit.
The input signal is applied to the base of the transistor, and the output signal is taken from the collector.
The gain of the amplifier is determined by the ...
Voltage divider bias circuit is preferred due to its stability and low sensitivity to temperature variations.
Provides stable bias voltage
Low sensitivity to temperature variations
Simple and easy to implement
Suitable for low power applications
Reduces noise and distortion
Examples: BJT amplifier circuits, op-amp circuits
Load line is a graphical representation of the relationship between voltage and current in a circuit.
DC load line represents the steady-state behavior of a circuit while AC load line represents the dynamic behavior of a circuit.
DC load line is a straight line while AC load line is a curved line.
DC load line is used to determine the operating point of a circuit while AC load line is used to analyze the small-signal beha...
Q point is the operating point of a transistor. Voltage divider bias fixes Q point by setting the base voltage to a desired level.
Q point is the DC bias point of a transistor.
It is the point where the transistor operates in the active region.
Voltage divider bias sets the base voltage to a desired level, which in turn sets the Q point.
This ensures that the transistor operates in the desired region and provides the requi...
Stabilization concept in an amplifier refers to the techniques used to prevent oscillations and ensure stable operation.
Stabilization is achieved by adding feedback components to the amplifier circuit
The feedback components can include resistors, capacitors, and inductors
Negative feedback is commonly used to stabilize amplifiers
Positive feedback can cause instability and oscillations
Stabilization techniques vary depend...
Yes, I can draw n basic RC circuits for low pass filter and explain.
An RC circuit consists of a resistor and a capacitor in series or parallel
The cutoff frequency of the low pass filter is determined by the values of R and C
The output voltage decreases as the frequency of the input signal increases
Examples of basic RC circuits include RC low pass filter, RC high pass filter, and RC bandpass filter
The charging and discharging of capacitor in the circuit depends on the voltage and resistance of the circuit.
The capacitor charges when the voltage across it increases and discharges when the voltage decreases.
The rate of charging and discharging depends on the resistance of the circuit.
The time constant of the circuit determines the rate of charging and discharging.
The formula for time constant is T = R*C, where T is
Yes, I can draw the waveform for charging and discharging current.
The waveform for charging current is a rising slope from zero to the maximum current value, followed by a plateau at the maximum value until the battery is fully charged.
The waveform for discharging current is a falling slope from the maximum current value to zero, followed by a plateau at zero until the battery is fully discharged.
The charging and disch...
RC circuit works as integrator/differentiator under certain conditions. Can be derived with circuit analysis.
For an RC circuit to work as an integrator, the time constant (RC) should be large enough compared to the input signal frequency.
For an RC circuit to work as a differentiator, the time constant (RC) should be small enough compared to the input signal frequency.
The output voltage of an RC integrator circuit is pr...
Small signal analysis is linear and deals with small variations around an operating point, while large signal analysis is nonlinear and deals with large variations.
Small signal analysis assumes that the circuit is linear and that the input signal is small enough to not affect the operating point of the circuit.
Large signal analysis deals with nonlinear circuits and assumes that the input signal is large enough to affec...
I rate myself 8 out of 10 in programming.
I have experience in programming languages such as C++, Python, and Verilog.
I have developed scripts to automate tasks and improve efficiency.
I am constantly learning and improving my programming skills.
I have successfully completed several programming projects.
I am comfortable working with complex algorithms and data structures.
Second order effects in CMOS and their explanation
Second order effects are non-linear effects that occur in CMOS devices
Some examples include channel length modulation, body effect, and drain-induced barrier lowering
Channel length modulation is the change in effective channel length due to the variation in drain-source voltage
Body effect is the change in threshold voltage due to the variation in substrate voltage
Drain-...
The current equation becomes more complex and includes additional terms when second order effects are considered.
Second order effects refer to non-linearities in the system that affect the current equation.
These effects can include things like parasitic capacitance, inductance, and resistance.
When second order effects are taken into account, the current equation may include additional terms such as higher order derivat...
CMOS latch-up is a phenomenon where a parasitic thyristor is formed in a CMOS circuit, causing it to malfunction.
CMOS latch-up occurs when a parasitic thyristor is formed between the power supply and ground in a CMOS circuit.
This can happen when the voltage at the input or output pins exceeds the power supply voltage.
To prevent latch-up, designers use guard rings, substrate contacts, and other techniques to prevent the...
Latch up in CMOS circuits can be avoided by implementing proper layout techniques and using guard rings.
Implement proper layout techniques
Use guard rings
Avoid asymmetric layout
Minimize substrate resistance
Use low-resistance substrate material
Avoid high substrate doping levels
Use ESD protection devices
Avoid high voltage gradients
Use proper power supply sequencing
CMOS is preferred over NMOS and PMOS due to its low power consumption, high noise immunity, and compatibility with digital circuits.
CMOS consumes less power than NMOS and PMOS.
CMOS has higher noise immunity due to complementary nature of transistors.
CMOS is compatible with digital circuits due to its ability to switch between high and low states.
NMOS and PMOS have higher power consumption and are not complementary in n...
An NMOS cross-sectional view and electron flow level working explanation.
NMOS stands for n-channel metal-oxide-semiconductor.
It is a type of MOSFET (metal-oxide-semiconductor field-effect transistor).
NMOS has a source, drain, and gate terminal.
When a voltage is applied to the gate, it creates an electric field that attracts electrons from the source to the drain.
The flow of electrons from source to drain is controlled ...
Characteristics curve for NMOS, PMOS and CMOS are graphs that show the relationship between current and voltage.
NMOS curve shows that current increases with voltage until it reaches saturation
PMOS curve shows that current decreases with voltage until it reaches saturation
CMOS curve is a combination of NMOS and PMOS curves
CMOS curve shows that current flows only when both NMOS and PMOS are on
The threshold voltage is the
I am a Physical Design Engineer with experience in designing and optimizing integrated circuits.
I have a Bachelor's degree in Electrical Engineering
I have worked on multiple projects involving ASIC design and optimization
I am proficient in using EDA tools such as Cadence and Synopsys
I have experience in floorplanning, placement, and routing of digital circuits
I am familiar with industry-standard design methodologies su
Intel is a leading technology company with a strong focus on innovation and cutting-edge products.
Intel has a reputation for being at the forefront of technological advancements
Intel invests heavily in research and development to create innovative products
Intel has a diverse range of products and services, providing opportunities for growth and development
Intel has a strong company culture that values collaboration, di
I worked as a Physical Design Engineer in my previous company. I am looking for new challenges and opportunities to grow.
I was responsible for designing and implementing physical layouts of integrated circuits.
I collaborated with cross-functional teams to ensure timely delivery of projects.
I optimized designs for power, performance, and area.
I want to switch companies to gain exposure to new technologies and work on mo...
I am open to discussing a salary that is commensurate with my experience and the responsibilities of the role.
I am flexible and open to negotiation
I am looking for a fair and competitive salary based on industry standards
I am willing to consider other benefits such as healthcare, retirement plans, and vacation time
I am interested in opportunities for growth and advancement within the company
Yes, what are the biggest challenges your physical design team is currently facing?
Ask about the team's current projects and timelines
Inquire about any upcoming technology changes or advancements
Ask about the team's approach to problem-solving and collaboration
I applied via LinkedIn and was interviewed in Jul 2023. There were 2 interview rounds.
Floorplan strategies involve calculating maximum macro counts, considering placement constraints and addressing congestion issues.
Floorplan strategies involve determining the maximum number of macros that can be accommodated within a block.
Placement constraints refer to the rules and guidelines that dictate where macros can be placed within the block.
Congestion issues arise when there is limited space or resources avai...
I applied via Recruitment Consulltant and was interviewed before Nov 2023. There was 1 interview round.
CGC cell is a standard cell used in physical design with specific characteristics for circuit implementation.
CGC cell stands for Custom Gate Cell, which is a standard cell used in physical design for implementing logic functions.
CGC cells have specific characteristics like fixed height and width, predefined power and ground connections, and a set of pins for input and output signals.
When designing a circuit using CGC c...
Tie cell diagram for low/high cells in physical design engineering.
Tie cell diagram is used in physical design to connect multiple power domains.
Low tie cells are used to connect low power domains, while high tie cells are used for high power domains.
Examples of tie cells include power switches and isolation cells.
I applied via Naukri.com and was interviewed before May 2023. There were 2 interview rounds.
There is no one-size-fits-all answer as the best sorting algorithm depends on the specific use case and constraints.
The best sorting algorithm depends on factors such as the size of the data set, the range of values, whether the data is mostly already sorted or not, and the available memory.
For small data sets or nearly sorted data, insertion sort or bubble sort may be efficient.
For large data sets, quicksort, mergesor...
Write a program to print the permutations of abc
posted on 26 Jun 2024
I applied via LinkedIn and was interviewed in May 2024. There was 1 interview round.
Code for constraints
Code for driver
posted on 22 Feb 2024
I applied via Referral and was interviewed before Feb 2023. There was 1 interview round.
Merge two sorted linked lists without using extra space
Use a dummy node to start the merged list
Compare the values of the nodes in both lists and link the smaller one to the merged list
Move the pointer of the merged list and the pointer of the smaller node to the next node
posted on 7 Jun 2024
I applied via Walk-in and was interviewed in May 2024. There was 1 interview round.
Distance between two stations
posted on 29 Oct 2024
based on 1 interview
Interview experience
based on 1 review
Rating in categories
Physical Design Engineer
4
salaries
| ₹0 L/yr - ₹0 L/yr |
Machine Learning Engineer
4
salaries
| ₹0 L/yr - ₹0 L/yr |
Software Engineer
3
salaries
| ₹0 L/yr - ₹0 L/yr |
Samsung
Intel
GLOBALFOUNDRIES
Nvidia