Ribbon Communication Verification Engineer Interview Questions and Answers

Q1. Asked about the details of my projects
Add your answer
Q2. Digital question related to flip flop and mux.
Add your answer
Q3. Assertion, constraint questions
Add your answer
Q4. Asked about different ways of saving power
Add your answer

1hr interview, asked checker code, checked protocol knowledge mentioned in Resume, asked assertion.

Q1. Draw Digital circuit question based on the waveform
Add your answer
Q2. Asked about code coverage in details
Add your answer
Q3. 1 technical puzzle, to print infinite series of a given pattern
Add your answer
Q4. 1 logical puzzle, 50ball in box of 1 colour and 50ball of 2nd colour in another box, calculate highest probability to choose 1 colour ball.
Add your answer

Work and time, boat and stream question. basic digital questions, computer architecture

Q1. Difference between SRAM and DRAM, bloacking and non blocking statement
Ans. 
SRAM and DRAM are types of computer memory with different characteristics. Blocking and non-blocking statements are used in hardware design.
• SRAM (Static Random Access Memory) is faster, more expensive, and consumes more power than DRAM (Dynamic Random Access Memory).

• SRAM stores data in a flip-flop circuit, while DRAM stores data in a capacitor.

• SRAM does not need to be refreshed, while DRAM requires periodic refreshing.

• ...read more
Answered by AI
Add your answer

Q1. Explain CGC cell working with circuit and waveforms
Ans. 
CGC cell is a standard cell used in physical design with specific characteristics for circuit implementation.
• CGC cell stands for Custom Gate Cell, which is a standard cell used in physical design for implementing logic functions.

• CGC cells have specific characteristics like fixed height and width, predefined power and ground connections, and a set of pins for input and output signals.

• When designing a circuit using CGC c...read more
Answered by AI
Add your answer
Q2. Draw tie cell diagram for both low/high cells
Ans. 
Tie cell diagram for low/high cells in physical design engineering.
• Tie cell diagram is used in physical design to connect multiple power domains.

• Low tie cells are used to connect low power domains, while high tie cells are used for high power domains.

• Examples of tie cells include power switches and isolation cells.
Answered by AI
Add your answer