MasterVLSI Design & Verification Engineer Salaries by 4 Employees (Updated 2024)

0 - 1 year exp.

₹1 Lakh - ₹4 Lakhs

Salary of majority employees

75% less than the average Design & Verification Engineer Salary for 0 - 1 year of experience

Interested in this particular role?

Last Updated: 7 Nov 2024

Companies similar to MasterVLSI for Design & Verification Engineer

Company name	Avg Annual Salary	Open Jobs
Wipro Design & Verification Engineer Salary 1 - 4 years exp. (83 salaries)	₹3.5 L/yr - ₹10 L/yr 188% more
Capgemini Design & Verification Engineer Salary 1 - 3 years exp. (48 salaries)	₹4 L/yr - ₹8 L/yr 150% more	1 job opening
Login to view exact salary
Tech Mahindra Design & Verification Engineer Salary 1 - 4 years exp. (44 salaries)	₹3.5 L/yr - ₹10.2 L/yr 188% more
HCLTech Design & Verification Engineer Salary 1 - 3 years exp. (20 salaries)	₹4.5 L/yr - ₹6.5 L/yr 149% more
TCS Design & Verification Engineer Salary 2 - 4 years exp. (12 salaries)	₹4 L/yr - ₹8.1 L/yr 176% more
Accenture Design & Verification Engineer Salary 1 - 4 years exp. (4 salaries)	₹5.8 L/yr - ₹9.3 L/yr 245% more
Larsen & Toubro Limited Design & Verification Engineer Salary 2 - 3 years exp. (4 salaries)	₹5 L/yr - ₹5.5 L/yr 168% more

Design & Verification Engineer salary at MasterVLSI ranges between ₹1 Lakh to ₹4 Lakhs per year for employees with less than 1 year of experience. Salary estimates are based on 4 latest salaries received from various employees of MasterVLSI.

Experience wise MasterVLSI Design & Verification Engineer salaries

Last Updated: 7 Nov 2024

Experience	Avg Annual Salary
Fresher (AmbitionBox Estimate)	₹1 L/yr - ₹2.4 L/yr
Login to view exact salary
1 year (AmbitionBox Estimate)	₹1 L/yr - ₹4 L/yr

Similar Designation salaries in MasterVLSI

Verification Engineer Salary

(AmbitionBox Estimate)

₹1.8 L/yr - ₹2.3 L/yr

Asic Verification Engineer Salary

(AmbitionBox Estimate)

₹4.9 L/yr - ₹6.2 L/yr

Top trending discussions

View All

Salary Discussions, Hike & Promotions

a product owner

Salary -- Accepted Offer

I accepted an offer where they gave me around 120% hike on current salary, but 2 weeks later I got to know that there are paying other candidates more than me for the same role with even less experience. Can I reach out to HR for salary revision after accepting offer? I still have 3 weeks left for joining. *My interview went really well. But HR low balled just becuase of current salary

Got a question about MasterVLSI?

Ask anonymously on communities.

MasterVLSI Design & Verification Engineer Salary FAQs

What is the salary of Design & Verification Engineer at MasterVLSI?

Design & Verification Engineer salary at MasterVLSI in India ranges between ₹1.0 Lakhs to ₹4.0 Lakhs for less than 1 year of experience. According to our estimates it is 75% less than the average Design & Verification Engineer Salary in India. Salary estimates are based on 4 latest salaries received from various employees of MasterVLSI India.

How does the salary of a Design & Verification Engineer at MasterVLSI India compare with the average salary range for this job?

The average salary of a Design & Verification Engineer at MasterVLSI is 75% less than the average salary of a Design & Verification Engineer in India. To know exact salary insights, login to view.

Which similar companies are paying more than MasterVLSI to a Design & Verification Engineer in India?

Accenture Design & Verification Engineer Salary - ₹5.8 Lakhs to ₹9.3 Lakhs per year
Wipro Design & Verification Engineer Salary - ₹3.5 Lakhs to ₹10.0 Lakhs per year
Tech Mahindra Design & Verification Engineer Salary - ₹3.5 Lakhs to ₹10.2 Lakhs per year
TCS Design & Verification Engineer Salary - ₹4.0 Lakhs to ₹8.1 Lakhs per year
Larsen & Toubro Limited Design & Verification Engineer Salary - ₹5.0 Lakhs to ₹5.5 Lakhs per year

What is the salary of a Design & Verification Engineer in companies similar to MasterVLSI in India?

Capgemini Design & Verification Engineer Salary - ₹4.0 Lakhs to ₹8.0 Lakhs per year
HCLTech Design & Verification Engineer Salary - ₹4.5 Lakhs to ₹6.5 Lakhs per year

What is the estimated take home salary of a Design & Verification Engineer at MasterVLSI in India?

The estimated take-home salary of a Design & Verification Engineer at MasterVLSI ranges between ₹13,441 per month to ₹14,874 per month in India. The take-home salary calculation is based on the average MasterVLSI Design & Verification Engineer salary in India which ranges between ₹1.0 Lakhs to ₹4.0 Lakhs per year for employees with less than 1 year of experience. Check how did we calculate take home salary?

What is the notice period for Design & Verification Engineer at MasterVLSI?

According to AmbitionBox, 100% of the MasterVLSI Design & Verification Engineers reported a notice period of 15 days or less.This is based on 2 responses on AmbitionBox in last 2 years.

Tell us how to improve this page.

Home >
Salaries >
MasterVLSI Salaries >
MasterVLSI Design & Verification Engineer Salaries

MasterVLSI Design & Verification Engineer salary in India ranges between ₹1 Lakh to ₹4 Lakhs with an average annual salary of ₹. Salary estimates are based on 4 MasterVLSI latest salaries received from various employees of MasterVLSI.