AmbitionBox
Search
Jobs
- Reviews
- Salaries
- Interview Questions
- About Company
- Benefits
- Jobs
- Office Photos
- Community
Add office photos
All Filters
119 WebEx Jobs
ASIC Engineer
WebEx
posted 6d ago
Job Role Insights
Flexible timing
Key skills for the job
Job Description
Our creative and versatile Physical Design team in Bangalore, India. As a member of this team you will be involved in creating next generation innovative networking chips in advanced process node. You will drive the backend process through the entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization.
What you will do: Our creative and versatile Physical Design team in Bangalore, India. As a member of this team you will be involved in creating next generation innovative networking chips in advanced process node. You will drive the backend process through the entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization. What you will do: - Analyzes current generation quality and efficiency gaps to identify proper incremental or evolutionary changes to the existing physical design related Tools, Flow and Methodology.
- Work closely with various teams such as physical design, RTL, DFT, tool/flow owners, and EDA vendors to improve physical design methodologies.
- Good understanding of different CTS strategies and providing the feedback to Implementation Team.
- As member of physical design team, drive methodologies and best known methods to streamline and automate physical design work.
- STA setup, convergence methodology, reviews and sign-off for Multi-Mode and Multi-corner designs.
- Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Primetime based ECO flows.
- Work on Automation scripts within STA tools for Methodology development Excellent debugging skills in implementation issues and ability to produce creative solutions.
- Evaluate multiple timing methodologies/tools on different designs and technology nodes.
- Good scripting skills (TCL/SHELL/PERL/Python) is a MUST
You are an ASIC engineer with 6+ years of related work experience with a broad mix of technologies including:
- All aspects of ASIC Physical implementation including Floor planning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.
- Hierarchical design implementation approach, Timing closure, physical convergence.
- Power Integrity Analysis
- Experience with large designs (>100M gates) utilizing state of the art sub 16/14/7/5/3nm technologies.
- Familiarity with various process related design issues including Design for Yield and Manufacturability, multi-Vt strategies.
You should also have hands on experience with the following Tool sets
- Floor planning and P&R tools: Cadence Innovus & Synopsys ICC2
- Synthesis Tools: Synopsys DC/FC
- Formal Verification : Synopsys Formality and Cadence LEC
- Static Timing verification: Primetime-DMSA
- Power Integrity : Apache Redhawk
- Physical Design Verification Synopsys ICV, Mentor Calibre
- Scripting: TCL, Perl is required; Python is a plus
Bachelors degree in Telecommunications Engineering, Computer Science, MIS, or related experienceWe are looking for high achievers who love challenging environment to join our team.
We Are Cisco #WeAreCisco, where each person is unique, but we bring our talents to work as a team and make a difference. Here s how we do it.
We embrace digital, and help our customers implement change in their digital businesses. Some may think we re old (30 years strong!) and only about hardware, but we re also a software company. And a security company. An AI/Machine Learning company. We even invented an intuitive network that adapts, predicts, learns and protects. No other company can do what we do - you can t put us in a box!
But Digital Transformation is an empty buzz phrase without a culture that allows for innovation, creativity, and yes, even failure (if you learn from it.)
Day to day, we focus on the give and take. We give our best, we give our egos a break, and we give of ourselves (because giving back is built into our DNA.) We take accountability, we take bold steps, and we take difference to heart. Because without diversity of thought and a commitment to equality for all, there is no moving forward.
So, you have colorful hair? Don t care. Tattoos? Show off your ink. Like polka dots? That s cool.
- Analyzes current generation quality and efficiency gaps to identify proper incremental or evolutionary changes to the existing physical design related Tools, Flow and Methodology.
- Work closely with various teams such as physical design, RTL, DFT, tool/flow owners, and EDA vendors to improve physical design methodologies.
- Good understanding of different CTS strategies and providing the feedback to Implementation Team.
- As member of physical design team, drive methodologies and best known methods to streamline and automate physical design work.
- STA setup, convergence methodology, reviews and sign-off for Multi-Mode and Multi-corner designs.
- Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Primetime based ECO flows.
- Work on Automation scripts within STA tools for Methodology development Excellent debugging skills in implementation issues and ability to produce creative solutions.
- Evaluate multiple timing methodologies/tools on different designs and technology nodes.
- Good scripting skills (TCL/SHELL/PERL/Python) is a MUST
You are an ASIC engineer with 6+ years of related work experience with a broad mix of technologies including:
- All aspects of ASIC Physical implementation including Floor planning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.
- Hierarchical design implementation approach, Timing closure, physical convergence.
- Power Integrity Analysis
- Experience with large designs (>100M gates) utilizing state of the art sub 16/14/7/5/3nm technologies.
- Familiarity with various process related design issues including Design for Yield and Manufacturability, multi-Vt strategies.
You should also have hands on experience with the following Tool sets
- Floor planning and P&R tools: Cadence Innovus & Synopsys ICC2
- Synthesis Tools: Synopsys DC/FC
- Formal Verification : Synopsys Formality and Cadence LEC
- Static Timing verification: Primetime-DMSA
- Power Integrity : Apache Redhawk
- Physical Design Verification Synopsys ICV, Mentor Calibre
- Scripting: TCL, Perl is required; Python is a plus
Bachelors degree in Telecommunications Engineering, Computer Science, MIS, or related experienceWe are looking for high achievers who love challenging environment to join our team.
We Are Cisco #WeAreCisco, where each person is unique, but we bring our talents to work as a team and make a difference. Here s how we do it.
We embrace digital, and help our customers implement change in their digital businesses. Some may think we re old (30 years strong!) and only about hardware, but we re also a software company. And a security company. An AI/Machine Learning company. We even invented an intuitive network that adapts, predicts, learns and protects. No other company can do what we do - you can t put us in a box!
But Digital Transformation is an empty buzz phrase without a culture that allows for innovation, creativity, and yes, even failure (if you learn from it.)
Day to day, we focus on the give and take. We give our best, we give our egos a break, and we give of ourselves (because giving back is built into our DNA.) We take accountability, we take bold steps, and we take difference to heart. Because without diversity of thought and a commitment to equality for all, there is no moving forward.
So, you have colorful hair? Don t care. Tattoos? Show off your ink. Like polka dots? That s cool.
Employment Type: Full Time, Permanent
Read full job description What people at WebEx are saying
What WebEx employees are saying about work life
based on 22 employees
Flexible timing
Monday to Friday
No travel
Day Shift
WebEx Benefits
Job Training 
Team Outings 
Education Assistance 
Soft Skill Training 
Health Insurance 
Compare WebEx with
Ericsson
Compare
Nokia
Compare
Huawei Technologies
Compare
ACT Fibernet
Compare
Tata Communications Transformation Services
Compare
Verizon
Compare
Aerial Telecom Solutions
Compare
Aircel
Compare
Tikona Infinet
Compare
Pratap Technocrats
Compare
Telenor
Compare
Excitel Broadband
Compare
AT&T
Compare
Ciena
Compare
ZTE Corporation
Compare
CommScope
Compare
Gtpl Broadband
Compare
ATC Telecom Infrastructure
Compare
Telstra
Compare
American Tower Corporation
Compare
Leader, Software Engineering | GoLang | Microservices | AWS
12-17 Yrs
Bangalore / Bengaluru
Senior Software Engineer | C Programming and Routing Protocols
6-11 Yrs
Bangalore / Bengaluru
Site Reliability Engineering Manager, Efficiency and Performance
6-10 Yrs
Bangalore / Bengaluru
Solutions Engineer - Enterprise Networking North | Req ID 1434368
8-12 Yrs
New Delhi
Software Engineer - C/C++, L2/L3 Layer & Linux (6-8y exp)
6-10 Yrs
Bangalore / Bengaluru
Software Engineering Technical Leader - Java Architect
12-15 Yrs
Bangalore / Bengaluru
Share an Interview