Add office photos
Premium Employer
i
This company page is being actively managed by
Advanced Micro Devices Team. If you also belong to the team, you
can get access from
here
Advanced Micro Devices
Compare
All Filters
1 Advanced Micro Devices Lead Job
Full chip SoC timing lead
Advanced Micro Devices
posted 8d ago
Job Role Insights
Flexible timing
Key skills for the job
Job Description
SMTS SILICON DESIGN ENGINEER
THE ROLE:
As a member of the Strategic Silicon Solution Group Full Chip Physical Design team, you will help bring to life cutting-edge designs. You will work on Full Chip/Subsystem Floorplan / Netlist, Tile/Block/Partition level Physical Design, Full Chip Static Timing Analysis and Constraints teams, to achieve first pass silicon success.
THE PERSON:
This person will be working on Full chip / Sub-system level Physical Design, Timing Analysis, Synthesis, Logical equivalence, Physical Verification, Power design/implementation/signoff, and will act as a mentor/coach/guide to Design Engineers. Will work very closely with Fellows, Principal Engineers, Architects, Technology/CAD teams and collaborate with cross functional worldwide teams. The candidate should be highly accurate and detail-oriented, possessing good communication and problem-solving skills. Should have hands on Physical Design experience and must have handled RTL to GDS II at Top level or Hierarchical top level for at least few tape outs. Must have led physical design team/s in the capacity of technical lead or as a go to person.
KEY RESPONSIBLITIES:
- Full chip level Die size estimation, Floor-planning, Power planning, IO planning, package compatibility, IO ring creation and ESD analysis
- Full chip Hierarchical planning, block planning , block level constraints, hierarchical clock tree implementation, block integration and chip finishing.
- Low power design with power estimation/optimization including clock gating, power gating, power switch implementation and other low power techniques to reduce total power consumption.
- Full chip/Sub-system/Partition level Synthesis, Logic equivalence, implementation of low power UPF/CPF
- Full chip / sub-system level constraints, MMMC & cross talk aware timing closure with latest OCV based analysis
- RTL2GDSII design implementation and flow debug top down or bottoms up at chip level
- PPA (Power, Performance, Area and Schedule) closure and flow development for key IPs like CPU, Graphics, Multimedia, Fabric cores and/or other critical sub-systems
- Low Power signoff like Static and Dynamic power analysis at top level and/or sub-system level
- Full chip / sub system level Clock tree synthesis and advanced clock tree implementation.
- Top level ECO strategy for RTL, pre-physical and post-route implementation considering timing, congestion and logic equivalence
- Physical design and timing methodology development on a particular node as well as for a specific SOC
- Automation to improve design PPA (Power, Performance, Area) and ensure a high-quality design environment for an SOC
- Hands-on in reference flows, excellent debugging skills.
- Experience in 5nm & below technologies.
PREFERRED EXPERIENCE:
- Minimum 14+ years of relevant work experience.
- Expertise in ICC2/ FC (Fusion Compiler) Physical Design flows/methodologies or equivalent tools.
- Expertise in Signoff tools like Primetime for Timing, Calibre for DRC/LVS, Ansys Redhawk on EMIR, PT-PX for Power signoff
- Should have worked as a go to person or technical lead for at least few full chip projects.
- Strong technical leadership and ability to mentor/guide/coach design engineers to achieve and deliver project goals.
- Strong inter-personal skills and ability to collaborate with teams spread across multiple geos.
- Should have good scripting experience in Shell, Python, Perl, TCL, UNIX along with decode/debug old existing scripts.
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in Computer/Electronics/Electrical Engineering
#LI-SR4
Benefits offered are described:
AMD benefits at a glance . Employment Type: Full Time, Permanent
Read full job descriptionPrepare for Lead roles with real interview advice
People are getting interviews at Advanced Micro Devices through
People are getting interviews through
(based on 24 Advanced Micro Devices interviews)
Campus Placement
Job Portal
Referral
Company Website
Walkin
24%
21%
17%
13%
4%
21% candidates got the interview through other sources.
High
Confidence
?
High Confidence means the data is based on a large number of responses received from the candidates.
What Lead at Advanced Micro Devices are saying
Lead salary at Advanced Micro Devices
reported by
2
employees
₹23.6
L/yr - ₹30.2
L/yr
82%
more
than the average Lead Salary in India
View more details
What Advanced Micro Devices employees are saying about work life
based on 237 employees
Flexible timing
Monday to Friday
No travel
Day Shift
Advanced Micro Devices Benefits
Submitted by Company
Health & Wellness Family Financial Wellbeing Perks Time Off Compensation
Submitted by Employees
View more benefits 
Compare Advanced Micro Devices with
Intel
Compare
Nvidia
Compare
Broadcom
Compare
Micron Technology
Compare
Applied Materials
Compare
Analog Devices
Compare
Xilinx
Compare
Marvell Technology
Compare
Tata Electronics
Compare
Qualcomm
Compare
TDK India Private Limited
Compare
Molex
Compare
Synopsys
Compare
Cadence Design Systems
Compare
Lam Research
Compare
NXP Semiconductors
Compare
Infineon Technologies
Compare
Texas Instruments
Compare
STMicroelectronics
Compare
Microchip Technology
Compare
Similar Jobs for you
Share an Interview