Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 1K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Employer? Claim Account for FREE

Broadcom

Compare

3.4

based on 349 Reviews

24 Broadcom Jobs

Backend Physical Design Engineer

Broadcom India Pvt Ltd

3.4

based on 349 Reviews

3-4 years

Bangalore / Bengaluru

1 vacancy

Backend Physical Design Engineer

Broadcom

posted 1d ago

Job Role Insights

Flexible timing

Key skills for the job

Social Work Automation Testing Backend Mentoring Perl Digital Design

+ 3 more

Job Description

In this role, the Engineer will apply and lead Broadcoms proven design methodology and milestone flow to meet Broadcoms rigorous criteria for achieving Right-first time silicon.

Candidate should have very good experience in layout activities of block and SoC level. Should be well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification.

Responsibilities include, but not limited to:

Understanding of SoC for top-down/bottom-up physical design integration in 7nm and lower technologies
Drive Sub-block/partition decisions, floorplan for the best PPAS
Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows, adapt.
Implement timing and functional ECO
P&R, Extraction, Physical verification, work towards STA closure
Build automation flows wherever needed/adapt to existing flows for re-use
Must be proficient in any of the Cadence/Synospys/Mentor EDA tools for P&R, PV, STA, ECO
Needs to be automation savvy with high expertise in one of the programming languages used in the industry
Clearly know requisites for executing his/her job and lead by example
Bring tangible improvement in TAT with better quality

Minimum Qualifications:

MSEE/MSCS 3+ years (BSEE/BSCS 5+ years)
A deep understanding of backend digital design flow
Proficient in timing constraints, physical constraints
Proficient in handling EDA tools across floorplan / partition / placement / cts / route stages for SoC TOP.
Proficient with backend EDA tools viz, Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PT, PrimeRail/Voltus, Redhawk
Proficiency in Tcl and Perl
Excellent analytical skills
Shown ability to collaborate in a multi-functional environment, cross-site or cross-time zone