Premium Employer

i

This company page is being actively managed by Tessolve Team. If you also belong to the team, you can get access from here

Tessolve Verified Tick Work with us arrow

Compare button icon Compare button icon Compare

Filter interviews by

Tessolve Post Silicon Validation Engineer Interview Questions and Answers

Updated 4 Apr 2025

9 Interview questions

A Post Silicon Validation Engineer was asked 3mo ago
Q. Given these circuits, what are the expected results?
Ans. 

Analyzing circuit behavior to predict expected results based on given inputs and configurations.

  • Identify the type of circuit (e.g., combinational, sequential) to determine its behavior.

  • For combinational circuits, use truth tables to map inputs to outputs.

  • For sequential circuits, consider the state transitions and memory elements involved.

  • Example: In a simple AND gate, if both inputs are high, the output is high; o...

A Post Silicon Validation Engineer was asked 3mo ago
Q. Design an XOR gate using standard logic gates.
Ans. 

An XOR gate can be constructed using AND, OR, and NOT gates to achieve the desired output.

  • XOR outputs true only when inputs differ: A=0, B=1 -> Output=1; A=1, B=0 -> Output=1.

  • Use two AND gates, one OR gate, and two NOT gates to create the XOR function.

  • The expression for XOR is: A XOR B = (A AND NOT B) OR (NOT A AND B).

  • Example: For inputs A=1, B=0, NOT B=1, NOT A=0; thus, (1 AND 1) OR (0 AND 0) = 1.

Post Silicon Validation Engineer Interview Questions Asked at Other Companies

asked in Tessolve
Q1. Design a circuit that outputs half the frequency of a 50MHz input ... read more
asked in UST
Q2. What is the difference between RAM and ROM?
asked in Tessolve
Q3. Design a circuit to convert an input voltage of 50V to an output ... read more
asked in Tessolve
Q4. Given these circuits, what are the expected results?
Q5. Share your knowledge about PN meter, DSO, DMM, Power supply etc.. ... read more
A Post Silicon Validation Engineer was asked
Q. Design a circuit that outputs half the frequency of a 50MHz input frequency.
Ans. 

Use a flip-flop to divide the frequency by 2.

  • Use a D flip-flop with the input connected to the clock signal and the output connected back to the D input.

  • The output frequency will be half of the input frequency (25MHz).

A Post Silicon Validation Engineer was asked
Q. Design a circuit to convert an input voltage of 50V to an output voltage of 20V.
Ans. 

Design a voltage regulator circuit to convert 50V input to 20V output using a buck converter or linear regulator.

  • Use a buck converter for efficient step-down conversion.

  • Consider a linear voltage regulator like LM317 for lower power applications.

  • Ensure the components can handle the input voltage and current requirements.

  • Include filtering capacitors to stabilize the output voltage.

  • Implement thermal management if usi...

A Post Silicon Validation Engineer was asked
Q. What is an op-amp and what are its applications?
Ans. 

Op amp stands for operational amplifier, used in various electronic circuits for amplification, filtering, signal conditioning, etc.

  • Op amp is a high-gain electronic voltage amplifier with differential inputs and single output.

  • It is commonly used in audio amplifiers, signal conditioning circuits, filters, oscillators, etc.

  • Op amps can be used in instrumentation amplifiers, voltage followers, integrators, differentia...

A Post Silicon Validation Engineer was asked
Q. Types of clamper circuit
Ans. 

A clamper circuit is used to shift the DC level of a signal without changing its shape.

  • Positive Clamper: shifts the DC level of the input signal to a higher level

  • Negative Clamper: shifts the DC level of the input signal to a lower level

  • Biased Clamper: shifts the DC level of the input signal to a desired level using a biasing voltage

  • Diode Clamper: uses diodes to clamp the input signal to a specific DC level

A Post Silicon Validation Engineer was asked
Q. Types of clipper circuit
Ans. 

A clipper circuit is an electronic circuit that limits or clips the voltage level of a waveform.

  • There are two types of clipper circuits: positive clipper and negative clipper.

  • Positive clipper circuit limits the positive half of the input waveform.

  • Negative clipper circuit limits the negative half of the input waveform.

  • Diodes are commonly used in clipper circuits to perform the clipping operation.

  • Examples of clipper...

Are these interview questions helpful?
A Post Silicon Validation Engineer was asked
Q. Clamper with transistor
Ans. 

A clamper circuit is used to shift the DC level of a signal.

  • A clamper circuit consists of a diode and a capacitor.

  • It is used to add or subtract a DC voltage to a signal.

  • The transistor can be used in a clamper circuit to control the clamping voltage.

  • The transistor acts as a switch to control the charging and discharging of the capacitor.

  • Example: A clamper circuit with a transistor can be used to shift the DC level ...

A Post Silicon Validation Engineer was asked
Q. Clipper with the help of opamp
Ans. 

Clipper with the help of opamp is a technique used to limit the output voltage of a signal.

  • Clipper circuit is used to limit the voltage level of a signal by clipping off the peaks.

  • Opamp (operational amplifier) is a high-gain electronic amplifier used to amplify and manipulate signals.

  • By combining a clipper circuit with an opamp, the opamp can be used to control the clipping level and shape the output signal.

  • The op...

Tessolve Post Silicon Validation Engineer Interview Experiences

6 interviews found

Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Selected Selected

I applied via Referral and was interviewed before Nov 2023. There were 2 interview rounds.

Round 1 - Technical 

(2 Questions)

  • Q1. Related to the op amp circuit outputs
  • Q2. Flip flops related basic questions
Round 2 - Technical 

(2 Questions)

  • Q1. Digital circuits basics
  • Q2. Analog circuit op amp and diode basics

Interview Preparation Tips

Topics to prepare for Tessolve Post Silicon Validation Engineer interview:
  • Digital circuit
  • analog circuit
  • network theory
Interview preparation tips for other job seekers - Be strong in fundamentals

I applied via Recruitment Consulltant and was interviewed in Oct 2022. There were 5 interview rounds.

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Keep your resume crisp and to the point. A recruiter looks at your resume for an average of 6 seconds, make sure to leave the best impression.
View all tips
Round 2 - Assignment 

First round is Online technical assignment.

Round 3 - Technical 

(2 Questions)

  • Q1. Through team call they will take your interview.
  • Q2. Your final year project, any work experience, analog, digital, basic circuit switch(like bjt,MOSFET,diode,inductor, capacitor) knowledge and problem.
Round 4 - Technical 

(1 Question)

  • Q1. Same thing but higher authority will take your interview.
Round 5 - HR 

(1 Question)

  • Q1. About salary discussion.

Interview Preparation Tips

Interview preparation tips for other job seekers - Get good knowledge of electronic company and circuit. Show the confidence that you are ready to learn new thing and work for that company.
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I appeared for an interview before Apr 2024, where I was asked the following questions.

  • Q1. Showed some circuits and asked the expected results
  • Ans. 

    Analyzing circuit behavior to predict expected results based on given inputs and configurations.

    • Identify the type of circuit (e.g., combinational, sequential) to determine its behavior.

    • For combinational circuits, use truth tables to map inputs to outputs.

    • For sequential circuits, consider the state transitions and memory elements involved.

    • Example: In a simple AND gate, if both inputs are high, the output is high; otherw...

  • Answered by AI
  • Q2. Design XOR gate using normal gate
  • Ans. 

    An XOR gate can be constructed using AND, OR, and NOT gates to achieve the desired output.

    • XOR outputs true only when inputs differ: A=0, B=1 -> Output=1; A=1, B=0 -> Output=1.

    • Use two AND gates, one OR gate, and two NOT gates to create the XOR function.

    • The expression for XOR is: A XOR B = (A AND NOT B) OR (NOT A AND B).

    • Example: For inputs A=1, B=0, NOT B=1, NOT A=0; thus, (1 AND 1) OR (0 AND 0) = 1.

  • Answered by AI
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via LinkedIn and was interviewed before Mar 2023. There were 2 interview rounds.

Round 1 - Technical 

(4 Questions)

  • Q1. Characteristics of diod, Amplifier,RLC circuits, Digital an Analog electronics from basics to advanced level questions
  • Q2. What is op amp and it's applications
  • Ans. 

    Op amp stands for operational amplifier, used in various electronic circuits for amplification, filtering, signal conditioning, etc.

    • Op amp is a high-gain electronic voltage amplifier with differential inputs and single output.

    • It is commonly used in audio amplifiers, signal conditioning circuits, filters, oscillators, etc.

    • Op amps can be used in instrumentation amplifiers, voltage followers, integrators, differentiators,...

  • Answered by AI
  • Q3. Input Voltage is 50v,I want 20v at output design a circuit
  • Ans. 

    Design a voltage regulator circuit to convert 50V input to 20V output using a buck converter or linear regulator.

    • Use a buck converter for efficient step-down conversion.

    • Consider a linear voltage regulator like LM317 for lower power applications.

    • Ensure the components can handle the input voltage and current requirements.

    • Include filtering capacitors to stabilize the output voltage.

    • Implement thermal management if using a ...

  • Answered by AI
  • Q4. Input fre is 50MHz and I want half of the frequency at output design the circuit
  • Ans. 

    Use a flip-flop to divide the frequency by 2.

    • Use a D flip-flop with the input connected to the clock signal and the output connected back to the D input.

    • The output frequency will be half of the input frequency (25MHz).

  • Answered by AI
Round 2 - Technical 

(1 Question)

  • Q1. In detail explanation of every concept.

Interview Preparation Tips

Interview preparation tips for other job seekers - Concentrate on DE and AE, Network theory.
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
-

I applied via Campus Placement and was interviewed before Jan 2023. There were 2 interview rounds.

Round 1 - Aptitude Test 

Circuit theory, networks, Diode, Digital, Opamp

Round 2 - One-on-one 

(5 Questions)

  • Q1. Basics of analog 0and digital
  • Q2. Types of clipper circuit
  • Ans. 

    A clipper circuit is an electronic circuit that limits or clips the voltage level of a waveform.

    • There are two types of clipper circuits: positive clipper and negative clipper.

    • Positive clipper circuit limits the positive half of the input waveform.

    • Negative clipper circuit limits the negative half of the input waveform.

    • Diodes are commonly used in clipper circuits to perform the clipping operation.

    • Examples of clipper circ...

  • Answered by AI
  • Q3. Types of clamper circuit
  • Ans. 

    A clamper circuit is used to shift the DC level of a signal without changing its shape.

    • Positive Clamper: shifts the DC level of the input signal to a higher level

    • Negative Clamper: shifts the DC level of the input signal to a lower level

    • Biased Clamper: shifts the DC level of the input signal to a desired level using a biasing voltage

    • Diode Clamper: uses diodes to clamp the input signal to a specific DC level

  • Answered by AI
  • Q4. Clipper with the help of opamp
  • Ans. 

    Clipper with the help of opamp is a technique used to limit the output voltage of a signal.

    • Clipper circuit is used to limit the voltage level of a signal by clipping off the peaks.

    • Opamp (operational amplifier) is a high-gain electronic amplifier used to amplify and manipulate signals.

    • By combining a clipper circuit with an opamp, the opamp can be used to control the clipping level and shape the output signal.

    • The opamp c...

  • Answered by AI
  • Q5. Clamper with transistor
  • Ans. 

    A clamper circuit is used to shift the DC level of a signal.

    • A clamper circuit consists of a diode and a capacitor.

    • It is used to add or subtract a DC voltage to a signal.

    • The transistor can be used in a clamper circuit to control the clamping voltage.

    • The transistor acts as a switch to control the charging and discharging of the capacitor.

    • Example: A clamper circuit with a transistor can be used to shift the DC level of an...

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Nice interview
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via AmbitionBox and was interviewed before Feb 2023. There were 2 interview rounds.

Round 1 - Assignment 

Digital Fundamentals.
Transistor with Relay circuit.

Round 2 - Technical 

(1 Question)

  • Q1. Transistor with relay circuit I2C C++

Interview Preparation Tips

Interview preparation tips for other job seekers - Basic understanding of VLSI Testing

Top trending discussions

View All
Interview Tips & Stories
1w (edited)
a team lead
Why are women still asked such personal questions in interview?
I recently went for an interview… and honestly, m still trying to process what just happened. Instead of being asked about my skills, experience, or how I could add value to the company… the questions took a totally unexpected turn. The interviewer started asking things like When are you getting married? Are you engaged? And m sure, if I had said I was married, the next question would’ve been How long have you been married? What does my personal life have to do with the job m applying for? This is where I felt the gender discrimination hit hard. These types of questions are so casually thrown at women during interviews but are they ever asked to men? No one asks male candidates if they’re planning a wedding or how old their kids are. So why is it okay to ask women? Can we please stop normalising this kind of behaviour in interviews? Our careers shouldn’t be judged by our relationship status. Period.
Got a question about Tessolve?
Ask anonymously on communities.

Interview questions from similar companies

Interview experience
4
Good
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Selected Selected

I applied via Campus Placement and was interviewed before Feb 2023. There were 3 interview rounds.

Round 1 - Technical 

(1 Question)

  • Q1. About my internship
Round 2 - Technical 

(1 Question)

  • Q1. Was about an hour, ask questions on jitter , equipments,etc
Round 3 - HR 

(1 Question)

  • Q1. Some basic questions about myself , joining, salary expectation
Interview experience
4
Good
Difficulty level
Easy
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via LinkedIn and was interviewed in Dec 2023. There was 1 interview round.

Round 1 - Technical 

(7 Questions)

  • Q1. Asynchronous D flip flop
  • Q2. 1011 sequence detection
  • Q3. Diff btw sync and async reset
  • Ans. 

    Sync reset is synchronized with clock signal while async reset is not synchronized.

    • Sync reset is asserted/deasserted at a specific clock edge

    • Async reset is independent of clock signal

    • Sync reset is used in sequential circuits like flip-flops

    • Async reset is used in combinational circuits like logic gates

  • Answered by AI
  • Q4. $random function
  • Ans. 

    The random function generates a random number within a specified range.

    • The random function is commonly used in programming to introduce randomness into a program.

    • It can be used to simulate unpredictable events or generate random data for testing purposes.

  • Answered by AI
  • Q5. Blocking and non blocking
  • Q6. F/3 frequency divider
  • Q7. STA(setup and hold time)
Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-

I applied via Campus Placement

Round 1 - Technical 

(2 Questions)

  • Q1. Python programming
  • Q2. Btech final project
  • Ans. 

    Designed a smart irrigation system using IoT technology for Btech final project.

    • Implemented sensors to measure soil moisture levels

    • Utilized microcontrollers to control water flow based on sensor data

    • Developed a mobile app for remote monitoring and control

  • Answered by AI

Interview Questionnaire 

7 Questions

  • Q1. Scheduling, real-time OS, and file system based questions
  • Q2. Asked some in depth questions about file-handling in Linux
  • Q3. C++ - IBM site tutorials, C-FAQ for C coding tutorials
  • Q4. Family and educational background
  • Q5. Tell me about yourself
  • Q6. Went a little in-depth into Linux
  • Q7. Will you join or not ?
  • Ans. 

    Yes, I am interested in joining as an Associate Engineer.

    • I am excited about the opportunity to work as an Associate Engineer.

    • I believe my skills and experience make me a strong fit for the role.

    • I am eager to learn and contribute to the team.

    • I am open to discussing the details of the position and the company culture.

    • I am committed to delivering high-quality work and meeting deadlines.

  • Answered by AI

Interview Preparation Tips

Round: Test
Experience: Questions based on O.S., compiler, DS, and C. The questions were basic, testing normal knowledge.
Total Questions: 20-25

Round: Technical Interview
Experience: It was a 20-minute round. Apart from the questions mentioned, one puzzle regarding number of rectangles on a chessboard was given.
Tips: Over all preparation in C, DSP course, OS and course in networking helps.

Round: HR Interview
Tips: Know about the company, PPT and website.

College Name: IIT KANPUR

Tessolve Interview FAQs

How many rounds are there in Tessolve Post Silicon Validation Engineer interview?
Tessolve interview process usually has 2-3 rounds. The most common rounds in the Tessolve interview process are Technical, Assignment and HR.
How to prepare for Tessolve Post Silicon Validation Engineer interview?
Go through your CV in detail and study all the technologies mentioned in your CV. Prepare at least two technologies or languages in depth if you are appearing for a technical interview at Tessolve. The most common topics and skills that interviewers at Tessolve expect are Python, Silicon Validation, Debugging, Hospital and Product Engineering.
What are the top questions asked in Tessolve Post Silicon Validation Engineer interview?

Some of the top questions asked at the Tessolve Post Silicon Validation Engineer interview -

  1. Input fre is 50MHz and I want half of the frequency at output design the circ...read more
  2. Input Voltage is 50v,I want 20v at output design a circ...read more
  3. Showed some circuits and asked the expected resu...read more

Tell us how to improve this page.

Overall Interview Experience Rating

4.3/5

based on 6 interview experiences

Difficulty level

Moderate 100%

Duration

Less than 2 weeks 80%
2-4 weeks 20%
View more
Join Tessolve Silicon and Systems Solutions Partner for Next-Gen Products

Interview Questions from Similar Companies

Qualcomm Interview Questions
3.8
 • 272 Interviews
Intel Interview Questions
4.2
 • 224 Interviews
Texas Instruments Interview Questions
3.9
 • 126 Interviews
Synopsys Interview Questions
3.9
 • 96 Interviews
Molex Interview Questions
3.9
 • 58 Interviews
Lam Research Interview Questions
3.8
 • 50 Interviews
View all
Tessolve Post Silicon Validation Engineer Salary
based on 205 salaries
₹4.3 L/yr - ₹13.1 L/yr
At par with the average Post Silicon Validation Engineer Salary in India
View more details

Tessolve Post Silicon Validation Engineer Reviews and Ratings

based on 32 reviews

4.1/5

Rating in categories

3.9

Skill development

3.9

Work-life balance

3.7

Salary

4.1

Job security

4.1

Company culture

3.7

Promotions

3.7

Work satisfaction

Explore 32 Reviews and Ratings
Post Silicon Validation Engineer
205 salaries
unlock blur

₹4.3 L/yr - ₹13.1 L/yr

Design Engineer
162 salaries
unlock blur

₹3.7 L/yr - ₹20.6 L/yr

Test Engineer
112 salaries
unlock blur

₹4.5 L/yr - ₹11.3 L/yr

Senior Design Engineer
97 salaries
unlock blur

₹11.5 L/yr - ₹19 L/yr

Software Engineer
96 salaries
unlock blur

₹3 L/yr - ₹12 L/yr

Explore more salaries
Compare Tessolve with

Qualcomm

3.8
Compare

Intel

4.2
Compare

Apar Industries

4.1
Compare

Molex

3.9
Compare
write
Share an Interview