Nvidia Asic Intern Interview Questions and Answers

Q1. Static time analysis
Add your answer
Q2. Clock domain crossing
Add your answer
Q3. C coding question
Add your answer
Q4. Basic digital counters
Add your answer

Q1. Technical with coding questions
Add your answer
Q2. They gave me a clock with signals and wanted it in verilog
Add your answer

Q1. Technical and coding test with hiring manager
Add your answer
Q2. More resume questions, longer and deeper understanding in CTS
Add your answer

Aptitude test containing logical reasoning, microprocessor architecture, cmos basics etc

Q1. CMOS basics, STA basic, physical design basics
Add your answer
Q2. Noise margin in Cmos ASIC design flow
Ans. 
Noise margin in CMOS refers to the difference between the minimum input voltage required to change the logic state of a gate and the maximum input voltage that can be applied without causing an incorrect output.
• Noise margin is important for ensuring reliable operation of CMOS circuits

• It is typically defined as the difference between the high and low logic levels of the input signal

• Noise margin can be affected by factor...read more
Answered by AI
Add your answer