Upload Button Icon Add office photos
filter salariesFilter salaries by

Sykatiya Technologies Asic Design Verification Engineer salaries in India

Annual salary range
3 - 4 years exp.
₹12.6 Lakhs - ₹16.1 Lakhs
Low Confidence
info icon
Low confidence means that this average salary is based on data that was reported by very few people.
Avg. annual salary (AmbitionBox Estimate)
tooltip
This is an estimate of the average salary for this position. The actual salary may differ.
unlock blur

Monthly In-hand Salary

unlock blur

Interested in this particular role?

Last Updated: 17 Dec 2022

Companies similar to Sykatiya Technologies for Asic Design Verification Engineer

Company name Avg Annual Salary Open Jobs
Logo
unlock blur

₹4 L/yr - ₹10.9 L/yr

arrow icon 58% less
unlock blur

₹13 L/yr - ₹20 L/yr

arrow icon 8% more
Logo
TCS Asic Design Verification Engineer Salary

2 - 3 years exp. (3 salaries)

unlock blur

₹3.2 L/yr - ₹4.3 L/yr

arrow icon 73% less
unlock blur

₹1.5 L/yr - ₹5 L/yr

arrow icon 79% less
unlock blur

₹3 L/yr - ₹6 L/yr

arrow icon 69% less
Asic Design Verification Engineer salary at Sykatiya Technologies ranges between ₹12.6 Lakhs to ₹16.1 Lakhs per year for employees with experience between 3 years to 4 years. Salary estimates are based on 2 latest salaries received from various employees of Sykatiya Technologies.

Similar Designation salaries in Sykatiya Technologies

unlock blur
₹4.7 L/yr - ₹6 L/yr
Verification Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹4.1 L/yr - ₹5.2 L/yr
Analog Layout Design Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹6.8 L/yr - ₹8.6 L/yr
DFT Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹3.8 L/yr - ₹4.8 L/yr
unlock blur
₹0.9 L/yr - ₹1.2 L/yr
Physical Design Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹14.4 L/yr - ₹18.4 L/yr

Discover interview dos and don'ts from real experiences

Sykatiya Technologies Asic Design Verification Engineer Salary FAQs

How the salary growth look like for a Asic Design Verification Engineer at Sykatiya Technologies in India?
The salary growth for a Asic Design Verification Engineer at Sykatiya Technologies depends on factors such as experience, performance, and promotions. On average, a Asic Design Verification Engineer can expect the following growth trajectory at Sykatiya Technologies:

Experience Average Salary Range
3 years ₹12.6 Lakhs to ₹16.1 Lakhs per year
4 years ₹12.6 Lakhs to ₹16.1 Lakhs per year
and so on.

Tell us how to improve this page.

Sykatiya Technologies Asic Design Verification Engineer salary in India ranges between ₹12.6 Lakhs to ₹16.1 Lakhs. This is an estimate based on latest salaries received from employees of Sykatiya Technologies.