Upload Button Icon Add office photos
filter salariesFilter salaries by

Sykatiya Technologies Design & Verification Engineer salaries in India

Annual salary range
Select experience
₹4.7 Lakhs - ₹6 Lakhs
Low Confidence
info icon
Low confidence means that this average salary is based on data that was reported by very few people.
Salary of majority employees
unlock blur
unlock blur

Interested in this particular role? 2 job openings

Last Updated: 15 Sep 2023

Companies similar to Sykatiya Technologies for Design & Verification Engineer

Company name Avg Annual Salary Open Jobs
Logo
Wipro Design & Verification Engineer Salary

1 - 4 years exp. (89 salaries)

unlock blur

₹3.5 L/yr - ₹10 L/yr

At par
Logo
unlock blur

₹4 L/yr - ₹5.8 L/yr

arrow icon 13% less
unlock blur

₹3.5 L/yr - ₹10 L/yr

arrow icon 3% less
Logo
HCLTech Design & Verification Engineer Salary

1 - 3 years exp. (21 salaries)

unlock blur

₹4.5 L/yr - ₹6.5 L/yr

arrow icon 10% less
Logo
TCS Design & Verification Engineer Salary

2 - 4 years exp. (12 salaries)

unlock blur

₹3.6 L/yr - ₹8 L/yr

arrow icon 5% more
unlock blur

₹5.8 L/yr - ₹9.3 L/yr

arrow icon 25% more
unlock blur

₹5 L/yr - ₹5.5 L/yr

arrow icon 3% less
Design & Verification Engineer salary at Sykatiya Technologies ranges between ₹4.7 Lakhs to ₹6 Lakhs per year for employees with 2 years of experience. Salary estimates are based on 2 latest salaries received from various employees of Sykatiya Technologies.

Similar Designation salaries in Sykatiya Technologies

unlock blur
₹12.6 L/yr - ₹16.1 L/yr
Verification Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹4.1 L/yr - ₹5.2 L/yr
Analog Layout Design Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹6.8 L/yr - ₹8.6 L/yr
DFT Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹3.8 L/yr - ₹4.8 L/yr
unlock blur
₹0.9 L/yr - ₹1.2 L/yr
Physical Design Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹14.4 L/yr - ₹18.4 L/yr

Top skills at Sykatiya Technologies for Design & Verification Engineer

SOC Verification UVM Design Verification System Verilog VLSI Verification ASIC UVM Design Verification System Verilog Verification ASIC Basic SOC Document Verification

Discover interview dos and don'ts from real experiences

Sykatiya Technologies Design & Verification Engineer Salary FAQs

How the salary growth look like for a Design & Verification Engineer at Sykatiya Technologies in India?
The salary growth for a Design & Verification Engineer at Sykatiya Technologies depends on factors such as experience, performance, and promotions. On average, a Design & Verification Engineer can expect the following growth trajectory at Sykatiya Technologies:

Experience Average Salary Range
2 years ₹4.7 Lakhs to ₹6.0 Lakhs per year
and so on.

Tell us how to improve this page.

Sykatiya Technologies Design & Verification Engineer salary in India ranges between ₹4.7 Lakhs to ₹6 Lakhs. This is an estimate based on latest salaries received from employees of Sykatiya Technologies.