Companies similar to Bitsilica for Design & Verification Engineer in Hyderabad / Secunderabad
![]()
Bitsilica
Design & Verification Engineer Salary
0 - 4 years exp. (18 salaries) | ₹3 L/yr - ₹12 L/yr |
Company name | Avg Annual Salary | Open Jobs |
---|---|---|
![]() Advanced Micro Devices Design & Verification Engineer Salary
1 - 4 years exp. (3 salaries) | ₹6 L/yr - ₹15 L/yr | |
![]() Wipro Design & Verification Engineer Salary
1 - 4 years exp. (21 salaries) | ₹3.5 L/yr - ₹10.8 L/yr | 2 job openings |
Login to view exact salary
| ||
![]() TCS Design & Verification Engineer Salary
2 - 5 years exp. (6 salaries) | ₹4 L/yr - ₹8.1 L/yr | |
![]() Tech Mahindra Design & Verification Engineer Salary
1 - 4 years exp. (5 salaries) | ₹4 L/yr - ₹8.1 L/yr | |
![]() Vertex Electronics Design & Verification Engineer Salary
1 - 5 years exp. (42 salaries) | ₹3 L/yr - ₹6 L/yr | |
Experience wise Bitsilica Design & Verification Engineer salaries in Hyderabad / Secunderabad
Last Updated: 5 Feb 2025
Experience | Avg Annual Salary |
---|---|
Fresher (3 salaries) |
₹5
L/yr
- ₹6
L/yr
|
1 year (4 salaries) |
₹3
L/yr
- ₹8.4
L/yr
|
Login to view exact salary
| |
2 years (9 salaries) |
₹4
L/yr
- ₹9
L/yr
|
3 years (AmbitionBox Estimate) |
₹6
L/yr
- ₹16
L/yr
|
4 years (AmbitionBox Estimate) |
₹4
L/yr
- ₹12
L/yr
|
Similar Designation salaries in Bitsilica
Top skills at Bitsilica for Design & Verification Engineer
Salary related reviews for Bitsilica
Discover interview dos and don'ts from real experiences
Top trending discussions







Bitsilica Design & Verification Engineer Salary FAQs
- Advanced Micro Devices Design & Verification Engineer Salary - ₹6.0 Lakhs to ₹15.0 Lakhs per year
- TCS Design & Verification Engineer Salary - ₹4.0 Lakhs to ₹8.1 Lakhs per year
- Wipro Design & Verification Engineer Salary - ₹3.5 Lakhs to ₹10.8 Lakhs per year
- Tech Mahindra Design & Verification Engineer Salary - ₹4.0 Lakhs to ₹8.1 Lakhs per year
- Vertex Electronics Design & Verification Engineer Salary - ₹3.0 Lakhs to ₹6.0 Lakhs per year
Tell us how to improve this page.
- Home >
- Salaries >
- Bitsilica Salaries >
- Bitsilica Design & Verification Engineer Salaries >
- Bitsilica Design & Verification Engineer Salaries in Hyderabad / Secunderabad
Bitsilica Design & Verification Engineer salary
in
Hyderabad / Secunderabad
ranges between ₹3
Lakhs to ₹12
Lakhs with an average annual salary of
₹. Salary estimates are based on
18
Bitsilica latest salaries received from various employees of
Bitsilica.