Upload Button Icon Add office photos
filter salariesFilter salaries by

Altiostar Networks FPGA and RTL Design Engineer salaries in Bangalore / Bengaluru

Annual salary range
Select experience
₹16 Lakhs - ₹20.5 Lakhs
Low Confidence
info icon
Low confidence means that this average salary is based on data that was reported by very few people.
Salary of majority employees
unlock blur
unlock blur

Interested in this particular role?

Last Updated: 3 Nov 2024

Companies similar to Altiostar Networks for FPGA and RTL Design Engineer in Bangalore / Bengaluru

Logo
Altiostar Networks FPGA and RTL Design Engineer Salary

3 years exp. (AmbitionBox Estimate)

unlock blur

₹16 L/yr - ₹20.5 L/yr

vs
Company name Avg Annual Salary Open Jobs
Logo
Intel FPGA and RTL Design Engineer Salary

5 - 8 years exp. (6 salaries)

unlock blur

₹16.8 L/yr - ₹42.5 L/yr

arrow icon 43% more
unlock blur

₹6 L/yr - ₹8.5 L/yr

arrow icon 61% less
unlock blur

₹4.5 L/yr - ₹17 L/yr

arrow icon 41% less
unlock blur

₹2 L/yr - ₹4.5 L/yr

arrow icon 84% less
unlock blur

₹3 L/yr - ₹4 L/yr

arrow icon 80% less
FPGA and RTL Design Engineer salary at Altiostar Networks ranges between ₹16 Lakhs to ₹20.5 Lakhs per year for employees with 3 years of experience. Salary estimates are based on 1 latest salaries received from various employees of Altiostar Networks.

Similar Designation salaries in Altiostar Networks

unlock blur
₹12.5 L/yr - ₹37.7 L/yr

Salary related reviews for Altiostar Networks

Engineering - Software & QA Department

1.0
  •  posted on 30 Oct 2022

4.0
 for  Salary and Benefits

Likes

They can remove you any time without even informing you. They just say your performance is not good at all. You are no longer required in this job. Just keep resign asap. Worst company.😤😤😤😤

read more

Dislikes

Manager is not good at all. No scope of growth. Given only non technical works. Colleagues are also not good at all. They called on weekends also

read more
see more salary related reviews

Discover interview dos and don'ts from real experiences

Altiostar Networks FPGA and RTL Design Engineer Salary FAQs

What is the notice period for FPGA and RTL Design Engineer at Altiostar Networks in Bangalore / Bengaluru?
According to AmbitionBox, 100% of the Altiostar Networks FPGA and RTL Design Engineers in Bangalore / Bengaluru reported a notice period of 15 days or less.This is based on 1 response on AmbitionBox in last 2 years.

Tell us how to improve this page.

Altiostar Networks FPGA and RTL Design Engineer salary in Bangalore / Bengaluru ranges between ₹16 Lakhs to ₹20.5 Lakhs. This is an estimate based on latest salaries received from employees of Altiostar Networks.