Upload Button Icon Add office photos
filter salariesFilter salaries by

Altiostar Networks FPGA and RTL Design Engineer salaries in India

Annual salary range
1 - 3 years exp.
₹14.4 Lakhs - ₹18.4 Lakhs
Low Confidence
info icon
Low confidence means that this average salary is based on data that was reported by very few people.
Salary of majority employees
unlock blur
unlock blur

Interested in this particular role?

Last Updated: 3 Nov 2024

Companies similar to Altiostar Networks for FPGA and RTL Design Engineer

Company name Avg Annual Salary Open Jobs
Logo
HCLTech FPGA and RTL Design Engineer Salary

2 - 8 years exp. (4 salaries)

unlock blur

₹6 L/yr - ₹20.1 L/yr

arrow icon 29% less
Logo
Intel FPGA and RTL Design Engineer Salary

3 - 8 years exp. (10 salaries)

unlock blur

₹15 L/yr - ₹45 L/yr

arrow icon 55% more
Logo
Amdocs FPGA and RTL Design Engineer Salary

3 - 5 years exp. (9 salaries)

unlock blur

₹19.4 L/yr - ₹40.5 L/yr

arrow icon 94% more
unlock blur

₹4.9 L/yr - ₹17 L/yr

arrow icon 30% less
unlock blur

₹6 L/yr - ₹8.5 L/yr

arrow icon 61% less
FPGA and RTL Design Engineer salary at Altiostar Networks ranges between ₹14.4 Lakhs to ₹18.4 Lakhs per year for employees with experience between 1 year to 3 years. Salary estimates are based on 2 latest salaries received from various employees of Altiostar Networks.

Similar Designation salaries in Altiostar Networks

Senior Design Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹18 L/yr - ₹23 L/yr
unlock blur
₹23 L/yr - ₹30.1 L/yr
Lead Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹25.7 L/yr - ₹32.8 L/yr
unlock blur
₹12.5 L/yr - ₹37.7 L/yr

Salary related reviews for Altiostar Networks

Engineering - Software & QA Department

1.0
  •  posted on 30 Oct 2022

4.0
 for  Salary and Benefits

Likes

They can remove you any time without even informing you. They just say your performance is not good at all. You are no longer required in this job. Just keep resign asap. Worst company.😤😤😤😤

read more

Dislikes

Manager is not good at all. No scope of growth. Given only non technical works. Colleagues are also not good at all. They called on weekends also

read more
see more salary related reviews

Discover interview dos and don'ts from real experiences

Altiostar Networks FPGA and RTL Design Engineer Salary FAQs

What is the notice period for FPGA and RTL Design Engineer at Altiostar Networks?
According to AmbitionBox, 100% of the Altiostar Networks FPGA and RTL Design Engineers reported a notice period of 15 days or less.This is based on 1 response on AmbitionBox in last 2 years.

Tell us how to improve this page.

Altiostar Networks FPGA and RTL Design Engineer salary in India ranges between ₹14.4 Lakhs to ₹18.4 Lakhs. This is an estimate based on latest salaries received from employees of Altiostar Networks.