Upload Button Icon Add office photos
filter salaries All Filters

122 WebEx Jobs

ASIC Design Engineer - Design & Timing Constraints

1-5 years

Bangalore / Bengaluru

1 vacancy

ASIC Design Engineer - Design & Timing Constraints

WebEx

posted 6d ago

Job Role Insights

Flexible timing

Job Description

  • Join our dynamic front-end design team at Cisco Silicon One, where innovation meets cutting-edge technology! As part of the heart of silicon development at Cisco, youll engage in every facet of chip design, from architecture to validation, using the latest silicon technologies to create groundbreaking devices
  • Cisco Silicon One is the only unified silicon architecture that empowers customers to deploy top-tier silicon across diverse applications, from top-of-rack switches to expansive data centers
  • Be a part of shaping Ciscos revolutionary solutions by designing and testing advanced ASICs that integrate networking, compute, and storage into a single system
  • With tightly integrated hardware and software solutions, youll gain exposure to all aspects of our systems, leveraging the latest technology
  • Were seeking a talented ASIC engineer with a proven track record in high-performance products, ready to make a significant impact in the industry
  • Join us and push the boundaries of whats possible
Your Impact
You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock groups, exceptions, and clock exclusivity. Proficient in industry-standard SDC/STA tools and scripting for automation, you excel at identifying and resolving timing issues across all design levels. You will collaborate with Front-end and Back-end teams to understand chip architecture and guide them in refining design and timing constraints for seamless physical design closure. As part of this team, you ll contribute to developing next-generation networking chips.

Responsibilities include:

  • Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.
  • Option to also do block level RTL design or block or top-level IP integration.
  • Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes back to block level.
  • Helping develop and apply methodology to ensure correctness and quality of SDCs as early as possible in design cycle.
  • Reviewing block level SDCs and clocking diagrams and mentor other RTL design owners on SDC development.
  • Creating fullchip clocking diagrams and related documentation.
Minimum Qualifications
  • Bachelor s Degree in Electrical or Computer Engineering with 7+ years of ASIC or related experience or Master s Degree in Electrical or Computer Engineering with 5+ years of ASIC or related experience
  • Experience with block/full chip SDC development in functional and test modes.
  • Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus
  • Understanding of related digital design concepts (eg. clocking and async boundaries)
  • Experience with synthesis tools (eg. Synopsys DC/DCG/FC), Verilog/System Verilog programming
Preferred Qualifications
  • Experience with constraint analyzer tools such as TCM (Timing Constraint Manager from Synopsys) and CCD (Conformal Constraint Designer from Cadence)
  • Experience with Spyglass CDC and glitch analysis
  • Experience using Formal Verification: Synopsys Formality and Cadence LEC.
  • Experience with scripting languages such as Python, Perl, or TCL

Employment Type: Full Time, Permanent

Read full job description

What people at WebEx are saying

What WebEx employees are saying about work life

based on 22 employees
75%
59%
73%
67%
Flexible timing
Monday to Friday
No travel
Day Shift
View more insights

WebEx Benefits

Job Training
Team Outings
Education Assistance
Soft Skill Training
Health Insurance
Child care +6 more
View more benefits

Compare WebEx with

Ericsson

4.1
Compare

Nokia

4.1
Compare

ACT Fibernet

4.0
Compare

Huawei Technologies

4.0
Compare

BT Group

3.9
Compare

Tata Communications Transformation Services

4.0
Compare

Verizon

4.1
Compare

Aerial Telecom Solutions

4.3
Compare

Aircel

4.4
Compare

Tikona Infinet

3.6
Compare

Pratap Technocrats

3.8
Compare

Telenor

4.1
Compare

Excitel Broadband

3.6
Compare

AT&T

4.1
Compare

Ciena

4.2
Compare

ZTE Corporation

4.0
Compare

CommScope

3.7
Compare

Gtpl Broadband

3.8
Compare

Telstra

4.0
Compare

ATC Telecom Infrastructure

4.2
Compare

Similar Jobs for you

Asic Design Verification Engineer at WebEx Communications India (P) Ltd.

Bangalore / Bengaluru

3-6 Yrs

₹ 5-8 LPA

Asic Design Engineer at WebEx Communications India (P) Ltd.

Bangalore / Bengaluru

4-7 Yrs

₹ 7-10 LPA

Asic Design Engineer at Axiado

Hyderabad / Secunderabad

2-7 Yrs

₹ 6-10 LPA

Asic Design Engineer at Axiado

Hyderabad / Secunderabad

3-6 Yrs

₹ 5-8 LPA

DFT Engineer at WebEx Communications India (P) Ltd.

Bangalore / Bengaluru

3-7 Yrs

₹ 5-9 LPA

Asic Design Engineer at WebEx Communications India (P) Ltd.

Bangalore / Bengaluru

4-8 Yrs

₹ 6-11 LPA

Technical Lead at WebEx Communications India (P) Ltd.

Bangalore / Bengaluru

4-8 Yrs

₹ 6-10 LPA

DFT Engineer at Cisco Systems (India) Private Limited

Bangalore / Bengaluru

6-11 Yrs

₹ 8-13 LPA

RTL Engineer at RARR Technologies

Bangalore / Bengaluru

5-14 Yrs

₹ 7-12 LPA

Asic Design Engineer at Amazon India Software Dev Centre Pvt Ltd

Bangalore / Bengaluru

2-6 Yrs

₹ 7-11 LPA

ASIC Design Engineer - Design & Timing Constraints

1-5 Yrs

Bangalore / Bengaluru

6d ago·via naukri.com

Technical Leader

11-15 Yrs

Chennai

2d ago·via naukri.com

Business Analyst / Software Engineer

2-5 Yrs

Bangalore / Bengaluru

2d ago·via naukri.com

Software Engineer - BMC Development with Datacenter

4-8 Yrs

Bangalore / Bengaluru

5d ago·via naukri.com

Software Test Engineer | Networking Automation, L2/L3 Protocols

4-8 Yrs

Bangalore / Bengaluru

5d ago·via naukri.com

Software Engineer || Python Automation

5-8 Yrs

Bangalore / Bengaluru

5d ago·via naukri.com

Software QA Engineer- L2/L3 Protocol Testing | Python Automation

7-12 Yrs

Bangalore / Bengaluru

5d ago·via naukri.com

Software Development Engineer - Python, Networking

3-5 Yrs

Chennai

6d ago·via naukri.com

Software Engineer - Golang (Microservices Development)

6-11 Yrs

Bangalore / Bengaluru

6d ago·via naukri.com

Full Stack Technical Lead (MX)

10-15 Yrs

Bangalore / Bengaluru

6d ago·via naukri.com
write
Share an Interview