AmbitionBox
Jobs
- Reviews
- Salaries
- Interview Questions
- About Company
- Benefits
- Jobs
- Office Photos
- Community
Add office photos
All Filters
141 WebEx Jobs
ASIC Design Engineer : RTL Design | Verilog or System Verilog
4-8 years
Bangalore / Bengaluru
1 vacancy
ASIC Design Engineer : RTL Design | Verilog or System Verilog
WebEx
posted 1hr ago
Job Role Insights
Flexible timing
Key skills for the job
Job Description
- Write micro-architecture specifications and participate in reviews.
- Implement Verilog RTL to meet timing, performance, and power requirements.
- Contribute to full chip integration and timing methodology/analysis.
- Develop and analyze functional coverage.
- Help define, evolve, and support our design methodology.
- Collaborate with the verification team to address design bugs and close code coverage.
- Work closely with the physical design team to close design timing and place-and-route issues.
- Triage, debug, and root cause simulation, software bring-up, and customer failures
- Perform diagnostic and post-silicon validation tests in the lab
- Bachelors Degree / Masters Degree in Electrical or Computer Engineering with 7+ years of ASIC design.
- Prior experience working with Verilog or System Verilog programming skills
- Experience with simulators/synthesis/static timing constraints and related tools (e.g., VCS, DC, PrimeTime)
- Experience with debugging and verification methodologies
- Understanding of Networking technologies and concepts
- Scripting experience (Python, Perl, TCL, shell programming)
- Experience with formal verification tools
- Experience with emulation
Employment Type: Full Time, Permanent
Read full job description What people at WebEx are saying
What WebEx employees are saying about work life
WebEx Benefits
Job Training 
Team Outings 
Education Assistance 
Soft Skill Training 
Health Insurance 
Compare WebEx with
Ericsson
Nokia
Huawei Technologies
ACT Fibernet
Tata Communications Transformation Services
Verizon
Aerial Telecom Solutions
Aircel
Tikona Infinet
Pratap Technocrats
Telenor
Excitel Broadband
AT&T
Ciena
ZTE Corporation
CommScope
Gtpl Broadband
ATC Telecom Infrastructure
Telstra
American Tower Corporation
ASIC Design Engineer : RTL Design | Verilog or System Verilog
4-8 Yrs
Bangalore / Bengaluru
Software Engineer - SDWAN/Routing Escalations
4-10 Yrs
Bangalore / Bengaluru
ASIC Design and Verification Engineer | 6+ years exp
3-6 Yrs
Bangalore / Bengaluru
ASIC Design Engineer - Design & Timing Constraints | 7+ years
1-5 Yrs
Bangalore / Bengaluru
Technical Leader Software Engineering - QA Automation (12+ Years)
7-10 Yrs
Bangalore / Bengaluru
Software Engineer IV L2/L3/Python , Automation , Selenium | 8+ years
2-3 Yrs
Bangalore / Bengaluru
