Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 1K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

RATE NOW!
- ABECA 2025
  
  RATE NOW!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Employer? Claim Account for FREE

Tenstorrent

Compare

No reviews yet

7 Tenstorrent Jobs

Staff, Design For Test Engineer (DFT)

Tenstorrent

3-7 years

Bangalore / Bengaluru

1 vacancy

Tenstorrent

posted 7d ago

Job Role Insights

Key skills for the job

Computer Networking AutoCAD Basic DFT Physical Design Verilog

+ 3 more

Job Description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

The role is Design for Test (DFT) for high-performance designs going into industry leading AI/ML architectures. The person coming into this role will be involved in all implementation aspects from RTL to tapeout for various IPs on the chip. High level challenges include reducing test cost while attaining high coverage, and facilitating debug and yield learnings while minimizing design intrusions. The work is done collaboratively with a group of highly experienced engineers across various domains of the ASIC.

This role is hybrid, based out of Bangalore.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Responsibilities:

Implementation of DFT features into RTL using verilog.
Understanding of DFT Architectures and micro-architectures.
ATPG and test coverage analysis using industry standard tools.
JTAG, Scan Compression, and ASST implementation.
Gate level simulation using Synopsys VCS and Verdi.
Support silicon bring-up and debug.
MBIST planning, implementation, and verification.
Support Test Engineering on planning, patterns, and debug.
Develop efficient DFx flows and methodology compatible with front end and physical design flows

Experience Qualifications:

BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of industry experience in advanced DFx techniques.
DFx experience implementing in finFET technologies.
Experience with industry standard ATPG and DFx insertion CAD tools.
Familiarity with SystemVerilog and UVM.
Fluent in RTL coding for DFx logic including lock-up latches, clock gates, and scan anchors.
Understanding of low-power design flows such as power gating, multi-Vt and voltage scaling.
Good understanding of high-performance, low-power design fundamentals.
Knowledge of fault models including Stuck-at, Transition, Gate-Exhaustive, Path Delay, IDDQ, and Cell Aware.
Exposure to post-silicon testing and tester pattern debug are major assets.
Experience with Fault Campaigns a plus.
Strong problem solving and debug skills across various levels of design hierarchies.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set by the U.S. government.

As this position will have direct and/or indirect access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency,

asylee and refugee

information and supporting documentation will be required and considered as a condition of employment.

If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government. If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded.

Employment Type: Full Time, Permanent

Read full job description

Prepare for Test Engineer roles with real interview advice