Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 7L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 8L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 1L+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

25 results are available, use up and down arrow keys to navigate.

Technical Lead 2

1 Technical Lead 2 Job

Technical Lead II - VLSI PD

UST

3.9

based on 11 Reviews

7-9 years

Bangalore / Bengaluru

1 vacancy

Technical Lead II - VLSI PD

Piktorlabs

posted 2mon ago

Job Role Insights

Flexible timing

Key skills for the job

Python VLSI C++ Perl DFT Physical Design

+ 4 more

Job Description

Execute any sized customer projects independently with minimum supervision. Guide team members technically in any field of VLSI Frontend Backend or Analog design

Outcomes:

As an Individual contributor take ownership for any one or more task/module of RTL Design/Module Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff. etc.; leading the team to achieve results.
Complete assigned tasks successfully and on-time within the defined domain(s)
Anticipate diagnose and resolve problems; coordinating as necessary with cross-functional teams
On time quality delivery approved by the project manager and client
Automate the design tasks flows and write scripts to generate reports
Come up with novel ideas to reduce design cycle time and cost accepted by UST Manager and Client
Write paper(s) file patent(s) and device new design approaches

Measures of Outcomes:

Quality -verified using relevant metrics by UST Manager / Client Manager
Timely delivery - verified using relevant metrics by UST Manager / Client Manager
Reduction in cycle time and cost using innovative approaches
Number of papers published
Number of patents filed
Number of trainings presented to team

Outputs Expected:

Quality of the deliverables:

Bugs present in the design / circuit design. Zero bug is expected from the client
Clean delivery of the design/module in-terms of ease in integration at the top level
Meeting functional spec / design guidelines 100% without any deviation or limitation
Documentation of the tasks and work performed

Timely delivery:

Meeting project timelines as laid out by the client or program manager
Meeting intermediate tasks delivery facilitating other team members to progress
Calling out for help and support in-case of delay in tasks delivery on a case to case basis

Team Work:

Participation in team work and supporting team members at the time of need
Anticipate when team may need support and discuss with project manager to resolve issues
Able to hand hold junior team members to explain the project tasks and support delivery

Innovation & Creativity:

Automating tasks to save design cycle time on repetitive work processes
Participation in technical discussion
training
forum
white paper or patent filing

Skill Examples:

Languages and Programming skills:a. System Verilog Verilog VHDL UVM C C++ Assembly Perl TCL/TK Makefile Spice
EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC/Innovus/Olympus ETS/TK/FS PT/Tempus Calibre etc. (experience with one or more tools)
Technical Knowledge:a. Implement IP Spec Architecture Design Micro Architecture Functional Spec Test Plan Verificationb. Understand and implement Bus Protocol AHB / AXI / PCIe / USB / Ethernet / SPI / I2C Microprocessor architecturec. Strong Physical Design / Circuit Design / Analog Layout Knowledged. Strong Synthesis DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Strong Soft / Hard / Mixed Signal IP Design Processor Hardening FPGA Design
Technology: CMOS FinFet FDSOI - 28nm / 22nm / 16ff / 10nm and below
Strong communication skills and ability to interact with team members and clients equally
Strong analytical reasoning and problem-solving skills with attention to details
Well versed and able to efficiently use the available EDA Ability to deliver the tasks on-time per quality guidelines and GANTT
Ability to understand the standard specs and functional documents
Required technical skills and prior design knowledge to execute the assigned tasks
Ability to learn new skills in-case required technical skills are not present at a level needed to execute the project

Knowledge Examples:

Have led and executed project(s) in any of the design by executing - RTL Design / Verification / DFT / Physical Design / STA / PV / Circuit Design / Analog Layout etc.
1. Understanding of the design flow and methodologies used in designing
2. Understanding of the assigned tasks and a good knowledge to execute the project tasks assigned by the client / manager as per known skills
Physical Design 10+ years of hands-on experience in physical design for complex integrated circuits. Extensive experience with industry-standard physical design tools (e.g., Cadence Innovus, Synopsys IC Compiler, Mentor Graphics, etc.). Deep knowledge of place-and-route, floor planning, clock tree synthesis (CTS), routing, and timing analysis. Expertise in static timing analysis (STA), power analysis, signal integrity, and design rule checks (DRC). Familiarity with process technology nodes ranging from [X nm to Y nm].Experience with advanced physical verification (LVS, DRC, ERC) and design for manufacturability (DFM) techniques. Strong understanding of power, performance, area (PPA) trade-offs and optimization. Proficiency in scripting languages (e.g., Python, TCL, Perl) to automate tasks and develop custom design flows. Proven ability to work cross-functionally with design, verification, and test teams. Excellent verbal and written communication skills, with the ability to communicate complex technical concepts to both technical and non-technical stakeholders. Strong analytical skills with a proven ability to troubleshoot complex physical design issues and optimize solutions. Experience with advanced packaging (e.g., 2.5D, 3D IC, etc. Familiarity with emerging process nodes (e.g., 5nm, 3nm, or beyond).

Employment Type: Full Time, Permanent

Read full job description

Prepare for Technical Lead 2 roles with real interview advice