Upload Button Icon Add office photos
filter salaries All Filters

3 Open Silicon Research Senior Engineer Jobs

Senior Engineer I - VLSI

2-6 years

Pune, Bangalore / Bengaluru

1 vacancy

Senior Engineer I - VLSI

Open Silicon Research

posted 3mon ago

Job Role Insights

Flexible timing

Job Description

The Opportunity

Were looking for the Wavemakers of tomorrow.
What Youll Do:
  • Complex high-speed designs for edge computing applications (3.2G HBM PHY, Processor hardening for PPA analysis)
  • work on Functional DFT modes and constraints, Signal integrity, knowledge of de-rates (OCV, AOCV,POCV)
  • Will need to be hands-on, defining constraints, margins based on tech nodes, incorporating feedback from the Analog Team in the SDCs
  • 5 years of experience with EDA Tools and Methodologies for STA, STA-based ECO, Synthesis - hierarchical synthesis, DFT handling, retiming, clock gating
  • Correlate results between STA and GLS with AMS
  • power management and UPF concepts at Synthesis/PnR/STA domains
  • you will be reporting to Director - IP Design.
What Youll Need:
  • Experience in deep sub-micron tech nodes (TSMC 6nm, 7nm, GF12, TSMC 12nm,....)
  • Experience in Timing Closure/ECOs on block level and chip level in a highly complex clocking environment including clear understand of clock domain crossings, Should be able to work closely with Physical Design Teams
  • Good scripting skills; experience in Tempus is a plus
  • Experience in deep sub-micron tech nodes (TSMC 6nm, 7nm, GF12, TSMC 12nm,....)
  • Experience in Timing Closure/ECOs on block level and chip level in a highly complex clocking environments including clear understand of clock domain crossings, Should be able to work closely with Physical Design Teams
  • Good knowledge of Functional DFT modes and constraints, Signal integrity, Good knowledge of de-rates (OCV, AOCV,POCV)
  • Will need to be hands-on, defining constraints, margins based on tech nodes, incorporating feedback from the Analog Team in the SDCs
  • should have worked with EDA Tools and Methodologies for STA, STA-based ECO, Synthesis - hierarchical synthesis, DFT handling, retiming, clock gating
  • Correlating results between STA and GLS with AMS
  • Understanding of power management and UPF concepts at Synthesis/PnR/STA domains
Hybrid work environment
As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:
  • Competitive Compensation Package
  • Restricted Stock Units (RSUs)
  • Hybrid Working Model
  • Provisions to pursue advanced education from Premium Institute, eLearning content providers
  • Medical Insurance and a cohort of Wellness Benefits
  • Educational Assistance
  • Advance Loan Assistance
  • Office lunch Snacks Facility
Diversity Inclusivity
Accommodation
Alphawave Semi is an equal opportunity employer and welcomes applications from all qualified individuals, including visible minorities, Indigenous People, and persons with disabilities. We welcome and encourage applications from people with disabilities. If as a qualified job applicant, you request accommodation, Alphawave Semi will consult with you to provide reasonable accommodations according to your specific needs. If you wish to make a request, you will be provided an opportunity if you re applications is selected to proceed in our hiring process.

Employment Type: Full Time, Permanent

Read full job description

Prepare for Senior Engineer roles with real interview advice

People are getting interviews at Open Silicon Research through

(based on 1 Open Silicon Research interview)
Campus Placement
100%
Low Confidence
?
Low Confidence means the data is based on a small number of responses received from the candidates.

What Senior Engineer at Open Silicon Research are saying

Senior Engineer salary at Open Silicon Research

reported by 4 employees with 4-8 years exp.
₹12.8 L/yr - ₹39.3 L/yr
147% more than the average Senior Engineer Salary in India
View more details

What Open Silicon Research employees are saying about work life

based on 4 employees
75%
100%
67%
Flexible timing
Monday to Friday
No travel
View more insights

Open Silicon Research Benefits

Job Training
Cafeteria
Work From Home
Free Food
Team Outings
Soft Skill Training +6 more
View more benefits

Compare Open Silicon Research with

TCS

3.7
Compare

Wipro

3.7
Compare

Infosys

3.7
Compare

HCLTech

3.6
Compare

Tech Mahindra

3.6
Compare

LTIMindtree

3.6
Compare

L&T Technology Services

3.4
Compare

Persistent Systems

3.5
Compare

Cyient

3.7
Compare

KPIT Technologies

3.5
Compare

Intel

4.2
Compare

Qualcomm

3.8
Compare

TDK India Private Limited

3.9
Compare

Molex

3.9
Compare

Applied Materials

3.9
Compare

Broadcom

3.3
Compare

Carrier Midea

3.9
Compare

Cadence Design Systems

4.2
Compare

Lam Research

3.7
Compare

Advanced Micro Devices

3.8
Compare

Similar Jobs for you

Senior R at Quest Global Technologies

Bangalore / Bengaluru

5-10 Yrs

₹ 7-12 LPA

Sta Engineer at Quest Global Technologies

Bangalore / Bengaluru

5-10 Yrs

₹ 9-13 LPA

Associate 3 at UST

Bangalore / Bengaluru

3-5 Yrs

₹ 5-8 LPA

Associate L2 at UST

Bangalore / Bengaluru

2-3 Yrs

₹ 4-7 LPA

Associate L2 at UST

Bangalore / Bengaluru

3-6 Yrs

₹ 5-9 LPA

Physical Design Engineer at MosChip Semiconductor Technology Ltd

Hyderabad / Secunderabad, Bangalore / Bengaluru

7-15 Yrs

₹ 9-13 LPA

Senior Design Engineer at BLAIZE

Hyderabad / Secunderabad

5-10 Yrs

₹ 6-11 LPA

Senior Engineer at Quest Global Technologies

Bangalore / Bengaluru

4-8 Yrs

₹ 5-10 LPA

Physical Design Engineer at VLSI MONKS

Bangalore / Bengaluru

2-7 Yrs

₹ 4-8 LPA

Staff Physical Design Engineer at VMware India

Bangalore / Bengaluru

3-8 Yrs

₹ 5-10 LPA

Senior Engineer I - VLSI

2-6 Yrs

Pune, Bangalore / Bengaluru

3mon ago·via naukri.com

Senior Engineer I - ASIC Design

3-7 Yrs

Bangalore / Bengaluru

8d ago·via naukri.com

Senior Engineer I - Analog CAD Automation

4-8 Yrs

Bangalore / Bengaluru

1mon ago·via naukri.com
write
Share an Interview