Upload Button Icon Add office photos
filter salaries All Filters

48 Maxim Integrated Jobs

Engineer, Digital Design Engineering

2-6 years

Bangalore / Bengaluru

1 vacancy

Engineer, Digital Design Engineering

Maxim Integrated

posted 4mon ago

Job Role Insights

Flexible timing

Job Description

  • Design key digital blocks such as accelerators/ datapath IP in Verilog/ System Verilog with built-in configurability to allow Power/ Performance/ Area tradeoffs
  • Develop strong understanding of heterogenous processor cores & subsystems (A55/ M55/ M4/ U55/ RISC-V/ DSP core, and associated infrastructure such as caches, interconnect fabric, GIC, DMA, MMU, Coresight Debug & Trace, TZC, SMPU, SPU) and their integration requirements
  • Package Digital IP for seamless integration into design flow at different stages - RTL/ constraints/ CDC waivers, timing wavers, DFT DRCs and waivers, software programming sequence etc
  • Consolidate & curate digital IP for SPI/ I2C/ UART/ JTAG and other slow serial interfaces & peripherals
  • Evaluate 3rd party IPs on Power/ Performance/ Area (PPA) and other key qualitative aspects such as design quality, Design For Testability, robustness of Design Verification (DV) practice, ease of integration and make recommendations
  • Build expertise on complex interfaces, peripherals & protocols such as DDR, Ethernet, eMMC/ SD, MIPI, Display Port, HDMI, PCIe, high speed D2D
  • Develop and maintain catalog of digital IPs to enable ease of information sharing to customers across different BUs
  • Develop User Guides for RTL Integration, Synthesis, DFT, PnR, Programming Sequence, characterization etc
  • Establish evaluation flows for home-grown & 3rd party IPs for consistent benchmarking of evaluation
Position Requirements :
  • Minimum B.E. / B.Tech degree in Electrical/Electronics/Computer science
  • 2 - 6 years of digital logic design and hands-on RTL coding experience using Verilog and SystemVerilog
  • Strong understanding of control path and data-path digital design concepts with an eye for realizing correct by construction solutions
  • Experience with specifying Design Verification (DV) requirements such as test plans, coverage metrics, and evaluate DV quality so as to realize robust design quality
  • Knowledge of Lint, CDC, formal equivalence, DFT concepts, power analysis
  • Experience with developing timing constraints and ability to carry out logic synthesis and Static timing analysis
  • Good interpersonal, teamwork and communication skills to logically & effectively drive discussions with teams spread geographically
  • Understanding of standard on-chip interfaces such as APB/AHB/AXI/ Stream protocols is a strong plus
  • Knowledge of Processor/SoC architecture and/or DSP fundamentals is a strong plus
  • Experience with end-to-end ASIC/ SoC product development & productization is very desirable

Employment Type: Full Time, Permanent

Read full job description

Prepare for Digital Design Engineer roles with real interview advice

People are getting interviews at Maxim Integrated through

(based on 1 Maxim Integrated interview)
Job Portal
100%
Low Confidence
?
Low Confidence means the data is based on a small number of responses received from the candidates.

What people at Maxim Integrated are saying

What Maxim Integrated employees are saying about work life

based on 66 employees
90%
90%
58%
100%
Flexible timing
Monday to Friday
No travel
Day Shift
View more insights

Maxim Integrated Benefits

Health Insurance
Cafeteria
Work From Home
Team Outings
Soft Skill Training
Free Transport +6 more
View more benefits

Compare Maxim Integrated with

Analog Devices

4.1
Compare

Texas Instruments

4.1
Compare

STMicroelectronics

4.2
Compare

Infineon Technologies

3.9
Compare

NXP Semiconductors

3.8
Compare

Microchip Technology

4.0
Compare

ON Semiconductor

4.0
Compare

Renesas Electronics India

3.2
Compare

Dialog Semiconductor

5.0
Compare

Intel

4.2
Compare

Qualcomm

3.8
Compare

Molex

3.9
Compare

Applied Materials

3.9
Compare

Broadcom

3.3
Compare

Cadence Design Systems

4.1
Compare

Lam Research

3.7
Compare

Advanced Micro Devices

3.8
Compare

Arrow Electronics

4.0
Compare

Element14

4.2
Compare

GLOBALFOUNDRIES

3.6
Compare

Similar Jobs for you

RTL Design Engineer at Qualcomm india pvt ltd.

Chennai

2-7 Yrs

₹ 4-9 LPA

Senior Staff Engineer at Qualcomm india pvt ltd.

Chennai

5-10 Yrs

₹ 7-12 LPA

Principal Engineer at Qualcomm india pvt ltd.

Chennai

5-10 Yrs

₹ 7-12 LPA

RTL Design Engineer at Qualcomm india pvt ltd.

Bangalore / Bengaluru

5-10 Yrs

₹ 7-13 LPA

Digital Design Engineer at Qualcomm india pvt ltd.

Bangalore / Bengaluru

3-8 Yrs

₹ 5-10 LPA

Designer at Qualcomm india pvt ltd.

Bangalore / Bengaluru

5-10 Yrs

₹ 7-12 LPA

Design & Verification Engineer at Qualcomm india pvt ltd.

Bangalore / Bengaluru

2-7 Yrs

₹ 4-9 LPA

Asic RTL Design Engineer at Moschip Technologies Limited

Hyderabad / Secunderabad, Bangalore / Bengaluru

4-8 Yrs

₹ 6-10 LPA

SOC Design Engineer at ScaleFlux

Bangalore / Bengaluru

2-6 Yrs

₹ 5-9 LPA

Digital Design Engineer at Qualcomm india pvt ltd.

Bangalore / Bengaluru

3-8 Yrs

₹ 5-10 LPA

Engineer, Digital Design Engineering

2-6 Yrs

Bangalore / Bengaluru

4mon ago·via naukri.com

Product Application Intern FY25

3-5 Yrs

Bangalore / Bengaluru

11d ago·via naukri.com

Product Application Engineer FY25

5-8 Yrs

Bangalore / Bengaluru

11d ago·via naukri.com

Senior Engineer, Design Verification Engineering

3-6 Yrs

Bangalore / Bengaluru

14d ago·via naukri.com

IT Analyst

3-4 Yrs

Bangalore / Bengaluru

14d ago·via naukri.com

Senior Engineer, Design Verification Engineering

3-6 Yrs

Bangalore / Bengaluru

18d ago·via naukri.com

Software Engineer - Embedded Testing

2-5 Yrs

Bangalore / Bengaluru

21d ago·via naukri.com

Associate Software Engineer - Embedded Testing

1-4 Yrs

Bangalore / Bengaluru

21d ago·via naukri.com

Staff Design Verification Engineer

6-10 Yrs

Bangalore / Bengaluru

21d ago·via naukri.com

Field Application Engineer FY25

8-13 Yrs

Bangalore / Bengaluru

22d ago·via naukri.com
write
Share an Interview