Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Employer? Claim Account for FREE

Intel

Compare

4.2

based on 1k Reviews

145 Intel Jobs

Reliability Methodology & Validation Tech Lead

Intel Technology India Pvt Ltd

4.2

based on 1k Reviews

4-8 years

Bangalore / Bengaluru

Reliability Methodology & Validation Tech Lead

Intel

posted 8d ago

Job Role Insights

Flexible timing

Key skills for the job

Python Ayurveda QA Engineering TCL Perl

Job Description

Define technical specification in the area of PERC ESD domain for Intel advance technology features to enable Intel-specific and industry standard EDA design tools.
Coordinate development of these technology features, develop QA plans and drive test-cases development working with relevant stakeholders.
Engage with internal partners and external EDA vendors to coordinate tool feature requirements and specification.
Joint effort with partners in DE organization to evaluate and isolate performance contributors for technology features as part of enablement.
Build and qualify Process Pathfinding Kits and tools with quick turnaround time.
Drive innovation and initiatives to enhance existing automation, tools and methodology.
Identify and analyse problems, plans, tasks and solutions.
Cultivate and reinforce appropriate group values, norms and behaviours.
Perform in a dynamic, challenging and sometimes ambiguous environment with drive and creativity
The candidate should also exhibit the following behavioural traits and/or skills:Creative, independent, and out of the box thinker with strong problem-solving skills and analytical ability.
Experience in driving cross-functional and industry wide initiatives and taskforces.
Attention to details, strong organization skills
Depth and Breadth being able to connect the dots and identify cross-discipline optimal solutions
Self-motivated, strong leadership skills being able to influence across internal and external ecosystem\
Written and verbal communication skills to present complex issues with clarity to drive decisions
Able to work with cross-functional and cross site teams and influence multiple internal and external stakeholders
Ability to work in a dynamic and team-oriented environment

Qualifications

BS in EE/CE with minimum 10-year relevant industry experience OR MS in EE/CE with minimum 8 year relevant industry experience OR Ph.D. in EE/CE with minimum 6 year relevant industry experience in the following areas:

Deep expertise in PERC ESD rule deck development in either Siemens Calibre or Cadence Pegasus or Synopsys ICV rule decks, new process node PDK enablement in PERC ESD space. This includes both Schematic front end design and in back end layout design side of implementation.
Device level knowledge in ESD operational physics, expertise in modelling lower nm technology ESD complications and new challenging implementation and advancements.
Expertise and multiple years of exposure in implementation or solving Schematic checks, LDL - p2p, CD checks in layout side.
Planning, execution and validation of Strategic new initiatives in area of PERC ESD implementation, PDK rule decks and new EDA engagements.
Parasitic Extraction, Device Modelling and Simulation tools/flows
Custom design flow and related EDA tools
CMOS device physics, process technology and design rules
Tools, flows, and methodology for optimal Product Performance/Power/Area/Cost(PPA)one of the following: Python, PERL, TCL
- Preferred:Familiar with Reliability verification in lower nm nodes, ESD concepts, IO cell design and ESD execution.Familiarity with TVF, TCL and python automation in deep expertise extent.ICV python rule deck implementation expertise is preferred domain area.

Employment Type: Full Time, Permanent

Read full job description

Prepare for Technical Lead roles with real interview advice

What people at Intel are saying

4.2

Rating based on 2 Technical Lead reviews

Anonymous · Engineering - Hardware & Networks in Bangalore / Bengaluru

Likes

Good work environment and very supporting team. We work on latest technology to give lot of motivation.

Salary - Good

+4 more

Dislikes

job security is very less. Adapting to the new changes in Chip design is less due to which we are loosing lot of market domination position. We are slow in adapting to AI revolution and stock value is down due to this.

Read 2 Technical Lead reviews