Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 1K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Premium Employer

Advanced Micro Devices

Compare

3.8

based on 237 Reviews

159 Advanced Micro Devices Jobs

SOC Implementation Lead

Advanced Micro Devices, Inc

3.8

based on 237 Reviews

13-20 years

Bangalore / Bengaluru

1 vacancy

SOC Implementation Lead

Advanced Micro Devices

posted 1mon ago

Job Role Insights

Flexible timing

Key skills for the job

Electrical Engineering Python Social Work Automation Testing Recruitment Gaming

+ 3 more

Job Description

The focus of this role will involve driving the physical design flow from floor planning through final sign-off, collaborating closely with cross-functional teams to meet stringent power, performance, and area (PPA) targets.

THE PERSON:

As the SoC Subsystem Physical Design Lead, you will lead the physical design and implementation of critical subsystems within advanced SOC designs.. This position requires deep technical expertise in physical design methodologies and tools, as we'll as the ability to lead and mentor a team of physical design engineers.

KEY RESPONSIBILITIES:

Own the physical design implementation of SoC subsystems, including floor planning, placement, clock tree synthesis (CTS), routing, and optimization to meet PPA goals.
Work closely with RTL, DFT and IP teams to ensure seamless subsystem integration and resolve physical design issues that impact overall system performance.
Collaborate with the Full Chip physical verification team to resolve DRC, LVS, and antenna rule violations, ensuring compliance with top level
Lead clock tree synthesis, manage clock skew, insertion delay, and ensure timing closure across all corners and modes. Address timing violations and signal integrity issues.
Implement power-saving techniques, such as power gating, multi-voltage domains, and clock gating, to achieve low-power targets while maintaining performance.
Develop and optimize custom scripts in Tcl, Perl, or Python to streamline physical design tasks and improve workflow efficiency.
Mentor and guide junior physical design engineers, sharing best practices and providing technical guidance to improve team efficiency and expertise.

PREFERRED EXPERIENCE:

Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team.
In-depth knowledge of floor planning, power planning, PNR and signoff checks
Strong experience in static timing analysis (STA), timing closure, and signal integrity.
Expertise in power optimization techniques, Upf, including clock gating and multi-voltage domain design
Proficiency in physical design tools, such as Synopsys ICC2, Primetime, Calibre, Redhawk-SC
Scripting skills in Tcl, Python, or Perl to enhance automation and streamline physical design tasks.
Familiarity with DRC, LVS, and other physical verification processes.