Companies similar to VLSI FIRST for RTL Design and Verification Engineer in Hyderabad / Secunderabad
![]()
VLSI FIRST
RTL Design and Verification Engineer Salary
Fresher (AmbitionBox Estimate) | ₹0.9 L/yr - ₹1.2 L/yr |
vs
Company name | Avg Annual Salary | Open Jobs |
---|---|---|
Manjeera Digital Systems RTL Design and Verification Engineer Salary
0 - 3 years exp. (3 salaries) | ₹3 L/yr - ₹5 L/yr | |
RTL Design and Verification Engineer salary at VLSI FIRST ranges between ₹0.9
Lakh
to ₹1.2
Lakh
per year for employees with less than 1 year of experience. Salary
estimates are based on
1 latest salaries received
from various employees of VLSI FIRST.
Salary related reviews for VLSI FIRST
Discover interview dos and don'ts from real experiences
Top trending discussions
View All

Salary Discussions, Hike & Promotions
2w (edited)
an associate vice president

Offer Accepted
I was getting 15.2 LPA in my previous org and now i am being offered 29.5 LPA but the designation is 1 position lower than what i was in my previous org. Should i go ahead with the offer or still negotiate on designation.
Protip : i was laid off in my previous org.
Got a question about VLSI FIRST?
Ask anonymously on communities.





Tell us how to improve this page.
- Home >
- Salaries >
- VLSI FIRST Salaries >
- VLSI FIRST RTL Design and Verification Engineer Salaries >
- VLSI FIRST RTL Design and Verification Engineer Salaries in Hyderabad / Secunderabad
VLSI FIRST RTL Design and Verification Engineer salary in Hyderabad / Secunderabad ranges between ₹0.9 Lakh to ₹1.2 Lakh. This is an estimate based on latest salaries received from employees of VLSI FIRST.