Upload Button Icon Add office photos
filter salariesFilter salaries by

VLSI FIRST RTL Design and Verification Engineer salaries in Hyderabad / Secunderabad

Annual salary range
Select experience
₹0.9 Lakh - ₹1.2 Lakh
Low Confidence
info icon
Low confidence means that this average salary is based on data that was reported by very few people.
Salary of majority employees
unlock blur
unlock blur

Interested in this particular role?

Last Updated: 28 Dec 2024

Companies similar to VLSI FIRST for RTL Design and Verification Engineer in Hyderabad / Secunderabad

Logo
VLSI FIRST RTL Design and Verification Engineer Salary

Fresher (AmbitionBox Estimate)

unlock blur

₹0.9 L/yr - ₹1.2 L/yr

vs
Company name Avg Annual Salary Open Jobs
unlock blur

₹3 L/yr - ₹5 L/yr

arrow icon 256% more
RTL Design and Verification Engineer salary at VLSI FIRST ranges between ₹0.9 Lakh to ₹1.2 Lakh per year for employees with less than 1 year of experience. Salary estimates are based on 1 latest salaries received from various employees of VLSI FIRST.

Salary related reviews for VLSI FIRST

2.8

Rated by 2 employees for salary & benefits

Full Time

 · 

Engineering - Hardware & Networks Department

4.0
  •  posted on 03 Jul 2023

4.0
 for  Salary and Benefits

Likes

I'm a trained Student at VLSI FIRST Institute in Hyderabad, This is completely front end developer- Hardware on RTL Design and Verification Engineer, the study of learning was very intresting and field was good and the projects are also good & the faculties are very good and a kind of friendly nature, You fully clarify the doughts finally this is good to work place and for the students also.

read more

Dislikes

Nil!

see more salary related reviews

Discover interview dos and don'ts from real experiences

Tell us how to improve this page.

VLSI FIRST RTL Design and Verification Engineer salary in Hyderabad / Secunderabad ranges between ₹0.9 Lakh to ₹1.2 Lakh. This is an estimate based on latest salaries received from employees of VLSI FIRST.