Annual salary range
Select experience
₹6.3
Lakhs - ₹8
Lakhs
Low Confidence 
Low confidence means that this average salary is based on data that was reported by very few people.
Login to view
detailed salary insights 
Average annual salary for most employees Salary comparison with similar companies Estimated monthly take-home salary
Average annual salary for most employees Salary comparison with similar companies Estimated monthly take-home salaryInterested in this particular role?
Companies similar to MasterVLSI for Design and Verification Trainee
| Company name | Avg Annual Salary | Open Jobs |
|---|---|---|
 Maven Silicon Design and Verification Trainee Salary
0 - 2 years exp. (5 salaries) |  ₹1 L/yr - ₹4 L/yr 
65%
less | |
Login to view exact salary
| ||
 Juntran Technologies Design and Verification Trainee Salary
0 - 2 years exp. (3 salaries) | ₹1.8 L/yr - ₹3.6 L/yr
58%
less | |
Design and Verification Trainee salary at MasterVLSI ranges between ₹6.3
Lakhs
to ₹8
Lakhs
per year for employees with 1 year of experience. Salary
estimates are based on
1 latest salaries received
from various employees of MasterVLSI.
Similar Designation salaries in MasterVLSI
Top trending discussions
View All
Salary Discussions, Hike & Promotions
2w (edited)
an associate vice president
Offer Accepted
I was getting 15.2 LPA in my previous org and now i am being offered 29.5 LPA but the designation is 1 position lower than what i was in my previous org. Should i go ahead with the offer or still negotiate on designation.
Protip : i was laid off in my previous org.
Got a question about MasterVLSI?
Ask anonymously on communities.
Tell us how to improve this page.
- Home >
- Salaries >
- MasterVLSI Salaries >
- MasterVLSI Design and Verification Trainee Salaries
MasterVLSI Design and Verification Trainee salary in India ranges between ₹6.3 Lakhs to ₹8 Lakhs. This is an estimate based on latest salaries received from employees of MasterVLSI.