Jagruti Technosys Hyderabad / Secunderabad Asic Design Verification Engineer Salaries by 4 Employees (Updated 2024)

1 - 2 years exp.

₹1.2 Lakh - ₹2.8 Lakhs

Salary of majority employees

72% less than the average Asic Design Verification Engineer Salary for 1 - 2 years of experience

Interested in this particular role?

Salaries in different departments

Engineering - Hardware & Networks Asic Design Verification Engineer Salary 1 - 2 years exp. (AmbitionBox Estimate)	₹2.4 L/yr - ₹2.8 L/yr
Login to view exact salary
Engineering - Software & QA Asic Design Verification Engineer Salary 1 year exp. (AmbitionBox Estimate)	₹1.2 L/yr - ₹1.5 L/yr

Last Updated: 14 Mar 2023

Companies similar to Jagruti Technosys for Asic Design Verification Engineer in Hyderabad / Secunderabad

Jagruti Technosys Asic Design Verification Engineer Salary

1 - 2 years exp. (4 salaries)

₹1.2 L/yr - ₹2.8 L/yr

Company name	Avg Annual Salary	Open Jobs
Wipro Asic Design Verification Engineer Salary 2 - 4 years exp. (5 salaries)	₹4 L/yr - ₹10 L/yr 167% more
RiseTime Semiconductors Asic Design Verification Engineer Salary 1 - 3 years exp. (16 salaries)	₹1.5 L/yr - ₹5 L/yr 57% more
Login to view exact salary
Micron Technology Asic Design Verification Engineer Salary 1 - 5 years exp. (5 salaries)	₹10 L/yr - ₹23 L/yr 817% more
MosChip Technologies Asic Design Verification Engineer Salary 0 - 3 years exp. (4 salaries)	₹4 L/yr - ₹6.5 L/yr 150% more
Invecas Technologies Asic Design Verification Engineer Salary 2 - 5 years exp. (4 salaries)	₹7 L/yr - ₹27 L/yr 582% more

Asic Design Verification Engineer salary at Jagruti Technosys ranges between ₹1.2 Lakh to ₹2.8 Lakhs per year for employees with experience between 1 year to 2 years. Salary estimates are based on 4 latest salaries received from various employees of Jagruti Technosys.

Experience wise Jagruti Technosys Asic Design Verification Engineer salaries in Hyderabad / Secunderabad

Last Updated: 14 Mar 2023

Experience	Avg Annual Salary
1 year (3 salaries)	₹1.2 L/yr - ₹2.8 L/yr
Login to view exact salary
2 years (AmbitionBox Estimate)	₹2.2 L/yr - ₹2.8 L/yr

Similar Designation salaries in Jagruti Technosys

Physical Design Engineer Salary

(15 salaries)

₹1.9 L/yr - ₹4.8 L/yr

Embedded Developer Salary

(3 salaries)

₹2.1 L/yr - ₹2.2 L/yr

Salary related reviews for Jagruti Technosys

Physical Design Engineer in Hyderabad / Secunderabad

Engineering - Software & QA Department

5.0

• posted on 16 Aug 2020

4.0

for Salary and Benefits

Likes

Jagruti Technosys is the best company for freshers because the senior PD Engineers are very kind and helpful and so the Team Leads are . Jagruti believes in every employee and open to any ideas came up by employees and also gives them the credit.

Dislikes

There is nothing to dislike about Jagruti Technosys except for Job security.

Embedded Trainee in Hydera

Research & Development Department

4.0

• posted on 05 Jun 2018

3.0

for Salary and Benefits

Likes

I'm so glad that I have received to write a feedback about Jagruti.It is one of the most pleasurable moment working at Jagruti. The most exciting part here is people around me are so encouraging and gives me a lot of strength to work very hard. We at Jagruti work with passion towards a particular objective. We have fun and make our environment so funny everyday. We smile all the day so that we can also be healthy.

Dislikes

We work as a embedded trainee. There is no growth and pay is low.

see more salary related reviews

Top trending discussions

View All

Salary Discussions, Hike & Promotions

a technical project manager

Deadend

Hi, I'm here to share a part of my journey from the past 12 years in my career, I started from a package of 3.6LPA in 2013 at iGate and due to a few bad decisions on my career and worthless advices from people who are always pessimistic about the industry, I switched two companies and landed in a start-up with 2.4LPA. I worked hard nearly 8-16hrs a day single handed researched, built and managed an entire vertical of a project for 8 years. When the company didn't value my contribution and thought I was too young to become a manager, I had a package of 6LPA and Senior developer in designation. I switched for obvious reasons to a TL role for 12LPA and now at the same company I'm a TPM on the basis of my contribution with 48LPA as a fixed component. I feel outclassed in terms of having a fancy CV with certifications, I feel like CTC has hit a peak with 48LPA being fixed and nearly 40% in Variable. Most companies are hesitant to hire me because of this. What should be my next move?

Got a question about Jagruti Technosys?

Ask anonymously on communities.

Jagruti Technosys Asic Design Verification Engineer Salary FAQs

What is the salary of Asic Design Verification Engineer at Jagruti Technosys Hyderabad / Secunderabad?

Asic Design Verification Engineer salary at Jagruti Technosys in Hyderabad / Secunderabad ranges between ₹1.2 Lakhs to ₹2.8 Lakhs for experience between 1 years to 2 years. According to our estimates it is 72% less than the average Asic Design Verification Engineer Salary in India. Salary estimates are based on 4 latest salaries received from various employees of Jagruti Technosys Hyderabad / Secunderabad.

How does the salary of a Asic Design Verification Engineer at Jagruti Technosys Hyderabad / Secunderabad compare with the average salary range for this job?

The average salary of a Asic Design Verification Engineer at Jagruti Technosys is 72% less than the average salary of a Asic Design Verification Engineer in Hyderabad / Secunderabad. To know exact salary insights, login to view.

Which similar companies are paying more than Jagruti Technosys to a Asic Design Verification Engineer in Hyderabad / Secunderabad?

Micron Technology Asic Design Verification Engineer Salary - ₹10.0 Lakhs to ₹23.0 Lakhs per year
Invecas Technologies Asic Design Verification Engineer Salary - ₹7.0 Lakhs to ₹27.0 Lakhs per year
Wipro Asic Design Verification Engineer Salary - ₹4.0 Lakhs to ₹10.0 Lakhs per year
MosChip Technologies Asic Design Verification Engineer Salary - ₹4.0 Lakhs to ₹6.5 Lakhs per year
RiseTime Semiconductors Asic Design Verification Engineer Salary - ₹1.5 Lakhs to ₹5.0 Lakhs per year

What is the estimated take home salary of a Asic Design Verification Engineer at Jagruti Technosys in Hyderabad / Secunderabad?

The estimated take-home salary of a Asic Design Verification Engineer at Jagruti Technosys ranges between ₹13,492 per month to ₹14,929 per month in Hyderabad / Secunderabad. The take-home salary calculation is based on the average Jagruti Technosys Asic Design Verification Engineer salary in India which ranges between ₹1.2 Lakhs to ₹2.8 Lakhs per year for employees with experience between 1 years to 2 years. Check how did we calculate take home salary?

Tell us how to improve this page.

Home >
Salaries >
Jagruti Technosys Salaries >
Jagruti Technosys Asic Design Verification Engineer Salaries >
Jagruti Technosys Asic Design Verification Engineer Salaries in Hyderabad / Secunderabad

Jagruti Technosys Asic Design Verification Engineer salary in Hyderabad / Secunderabad ranges between ₹1.2 Lakh to ₹2.8 Lakhs with an average annual salary of ₹. Salary estimates are based on 4 Jagruti Technosys latest salaries received from various employees of Jagruti Technosys.

Jagruti Technosys Asic Design Verification Engineer salaries in Hyderabad / Secunderabad