Expertise in DFT methodologies Expertise in DFT implementation on SoC / Subsystem / IP featuring multiple scan chains and clocks Expertise in SCAN chain implementation at both chip and block levels Expertise in MBIST implementation at both chip and block levels Expertise in JTAG implementation at the chip level Expertise in Gate level simulation setup and debugging Preferred resources with valid regional work permit who can relocate immediately