Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Premium Employer

Siemens

Compare

4.1

based on 4.8k Reviews

691 Siemens Jobs

VTL Design & Verification Engineer

Siemens Limited

4.1

based on 4.8k Reviews

4-8 years

Noida

1 vacancy

VTL Design & Verification Engineer

Siemens

posted 30d ago

Job Role Insights

Flexible timing

Key skills for the job

Social Work Consulting VLSI Healthcare Automation Testing FPGA

+ 4 more

Job Description

We are seeking a skilled Verification Engineer to join our team. The successful candidate will be responsible for the verification of internally developed VTLs (Veloce-friendly standard protocols such as AMBA, PCIe, SAS, Ethernet, MIPI, etc.) using various standard verification methodologies, including UVM, and ensuring signoff based on coverage matrix.

Responsibilities

Develop verification environments using the standard verification methodologies for protocols like PCIe, SAS, SATA, etc.

Implement IP-level verification to ensure 100% functional and code coverage. Suggest and prototype various verification flows using Veloce.

Integrate and qualify various VTLs with Questa-based Verification IPs.

Apply customer use models within internal test suites, which may require interfacing with customers and occasional travel to customer sites.

Automate and enhance methodology suites to improve verification efficiency and productivity. .

Qualifications:

We seek a Graduate / Post Graduate (Bachelors/Masters) in EEE) / ECE/VLSI from top reputed Engineering colleges with 4-8 years of significant experience in software development. Experience in EDA will be a phenomenal plus!
We value you practical experience with any of the following protocols: AMBA, PCI/PCIe, SAS, Ethernet, MIPI.
Experience in IP and SOC level verification.
Proficiency of verification methodologies such as Specman, SV, UVM, OVM, TLM, Assertion, Coverage, co-simulation, and co-verification. FPGA/Emulation experience is helpful.
Strong scripting and automation knowledge is a significant plus!
Good interpersonal skills for working with external interfaces.
Good problem solving and analytical skills.
The person should be self-motivated and can work independently.

Employment Type: Full Time, Permanent

Read full job description

Prepare for Design & Verification Engineer roles with real interview advice

Top Siemens Design & Verification Engineer Interview Questions

Q1. Count Inversions Problem Statement Given an integer array ARR of size N , your task is to find the total number of inversions that exist in ... read more

asked in Software Developer interview

View answer (1)

Q2. Maximum Subarray Sum Problem Statement Given an array arr of length N consisting of integers, find the sum of the subarray (including empty ... read more

asked in Software Developer interview

View answer (1)

Q3. Remove Character from String Problem Statement Given a string str and a character 'X', develop a function to eliminate all instances of 'X' ... read more

asked in Software Developer interview

View answer (1)

View all 370 questions