Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 1K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Employer? Claim Account for FREE

Piktorlabs

Compare

4.1

based on 12 Reviews

650 Piktorlabs Jobs

Associate II - VLSI-Physical Design-SV

UST

4.1

based on 12 Reviews

4-7 years

Bangalore / Bengaluru

1 vacancy

Associate II - VLSI-Physical Design-SV

Piktorlabs

posted 4mon ago

Job Role Insights

Flexible timing

Key skills for the job

VLSI Perl Physical Design RTL Design Physical Verification Floor Planning

Job Description

Physical Design Engineer
Experience: 4 - 7 Years

Desired Skills and Experience:

Engineers is expected to be very good in Basic Fundamentals of C-MOS technology

Expected to have a very good understanding of the PD Flow fand able to handle RTL/Netlist to GDSII independently at block level and should have done multiple tape outs (Low power implementation is preferred)

Should have hands-on experience of working on Lower technology nodes like 5nm, 7nm, 10nm, 14nm, 16nm, 28nm etc.

Hands-on experience in floor planning, placement optimizations, CTS and routing.
Hands-on experience in block/top level signoff STA, physical verification (DRC/LVS/ERC/antenna) checks and other reliability checks(IR/EM/Xtalk)

Should have expertise on industry standard EDA tools from Synopsys , Cadence and Mentor

( ICC2, Fusion-Compiler, Design Compiler, Primetime, PTSI, IC Validator, Innovus, Genus, Tempus, Encounter, Nanoroute, Calibre, StarRC and Redhawk, voltage storm

Exposure in DMSA flow for ECO generation and implementation.

Good knowledge of VLSI process and scripting in TCL, perl .

Employment Type: Full Time, Permanent

Read full job description

Prepare for Associate L2 roles with real interview advice