Upload Button Icon Add office photos
filter salaries All Filters

30 Open Silicon Research Jobs

Staff Engineer I - STA and Synthesis

2-6 years

Bangalore / Bengaluru

1 vacancy

Staff Engineer I - STA and Synthesis

Open Silicon Research

posted 1hr ago

Job Role Insights

Flexible timing

Job Description

The Opportunity


Were looking for the Wavemakers of tomorrow.

Alphawave Semi enables tomorrow s future by accelerating the critical data communication at the heart of our digital world - from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.

Our IP Scaling (IPS) organization is focused on creating customized IP for Alphawave Semi s expanding customer base. We deliver industry-leading high-speed interconnect solutions tailored to specific requirements across a wide variety of use-cases including High Performance Computing and Artificial Intelligence. We are looking for an enthusiastic STA and Synthesis Engineer to join our fun and dynamic team of talented innovators. What youll do:
  • Lead the execution of static timing analysis and synthesis tasks for complex ASIC designs, ensuring adherence to project schedules and performance targets.
  • Collaborate closely with design teams to understand timing requirements, address timing constraints, and optimize design performance across digital and analog boundaries.
  • Proficient with the use of FM/LEC to resolve equivalence issues, and also implement ECOs.
  • Develop and maintain comprehensive timing constraint sets, leveraging expertise in industry-standard scripting languages such as Python or Perl to automate constraint generation and validation processes.
  • Interface with cross-functional teams including physical design, verification, and system integration to resolve timing-related issues and drive design closure.
  • Apply deep understanding of flow methodologies and best practices to streamline design implementation processes and improve overall design efficiency.
  • Demonstrate strong communication skills to effectively articulate timing analysis results, provide timely updates on project status, and collaborate with stakeholders to resolve technical challenges.
  • Stay abreast of emerging technologies and industry trends, continuously enhancing skills and knowledge to remain at the forefront of ASIC design methodologies and practices.
What youll need: 7+years of experience in STA and Synthesis Bachelors Degree or a Masters degree in Computer or Electrical Engineering
  • Advanced RTL Design Skills
    • Proficiency in Register Transfer Level (RTL) design
    • Optimization for area, power, and performance
  • Deep Understanding of Clock Domain Crossing (CDC)
    • Techniques for reliable data transfer between clock domains
    • Synchronizer design and analysis
  • Deep Understanding of RTL LINT Errors/Warnings
  • Expertise in Low Power Design Techniques
    • Power optimization methodologies such as clock gating, power gating, etc.
    • Analysis and optimization for low power operation
  • Proficiency in EDA Tools
    • Experience with synthesis, static timing analysis, and physical design tools
    • Knowledge of Synopsys Design Compiler, Cadence Encounter, Fusion Compiler etc.
  • Knowledge of ASIC Design Flow
    • Understanding of the end-to-end ASIC design flow
    • Familiarity with Design for Testability (DFT) techniques
  • Problem-Solving and Debugging Skills
    • Analysis of complex timing and synthesis issues
    • Debugging RTL and gate-level simulations
  • Team Collaboration and Leadership
    • Effective collaboration in cross-functional teams
    • Leadership skills for project management and mentorship
  • Continuous Learning and Adaptability
    • Stay updated with advancements in ASIC design methodologies
    • Adaptability to evolving project requirements and industry trends

Diversity Inclusivity

Alphawave Semi is based in one of the most diverse countries in the world. This includes differences related to race, ethnicity, national origin, gender, gender expression and presentation, sexual orientation, religion, age, ability and socioeconomic status. To us, diversity is one of our strongest assets to our organization. We commit ourselves to promoting the recognition and appreciation of our diverse and rich culture. We believe it is critical to our success to promote freedom of thought and opinion in a respectful environment. Our decisions are rooted in respectfully considering each other s thoughts and opinions and working towards a greater common goal.

Accommodation

Alphawave Semi is an equal opportunity employer and welcomes applications from all qualified individuals, including visible minorities, Indigenous People, and persons with disabilities. We welcome and encourage applications from people with disabilities. If, as a qualified job applicant, you request an accommodation, Alphawave Semi will consult with you to provide reasonable accommodations according to your specific needs. If you wish to make a request, you will be provided an opportunity if you re application is selected to proceed in our hiring process.


Employment Type: Full Time, Permanent

Read full job description

Prepare for Staff Engineer roles with real interview advice

People are getting interviews at Open Silicon Research through

(based on 1 Open Silicon Research interview)
Campus Placement
100%
Low Confidence
?
Low Confidence means the data is based on a small number of responses received from the candidates.

What people at Open Silicon Research are saying

What Open Silicon Research employees are saying about work life

based on 4 employees
75%
100%
67%
Flexible timing
Monday to Friday
No travel
View more insights

Open Silicon Research Benefits

Job Training
Cafeteria
Work From Home
Free Food
Team Outings
Soft Skill Training +6 more
View more benefits

Compare Open Silicon Research with

TCS

3.7
Compare

Wipro

3.7
Compare

Infosys

3.7
Compare

HCLTech

3.6
Compare

Tech Mahindra

3.6
Compare

LTIMindtree

3.8
Compare

L&T Technology Services

3.4
Compare

Persistent Systems

3.5
Compare

Cyient

3.7
Compare

KPIT Technologies

3.5
Compare

Intel

4.3
Compare

Qualcomm

3.8
Compare

TDK India Private Limited

3.9
Compare

Molex

3.9
Compare

Applied Materials

3.9
Compare

Broadcom

3.3
Compare

Carrier Midea

3.9
Compare

Cadence Design Systems

4.1
Compare

Lam Research

3.7
Compare

Advanced Micro Devices

3.8
Compare

Similar Jobs for you

Sta Engineer at WebEx Communications India (P) Ltd.

Bangalore / Bengaluru

3-7 Yrs

₹ 5-9 LPA

Senior R at Quest Global Technologies

Bangalore / Bengaluru

5-10 Yrs

₹ 7-12 LPA

Dft Verification Engineer at VMware India

Bangalore / Bengaluru

4-9 Yrs

₹ 6-11 LPA

Sta Engineer at Quest Global Technologies

Bangalore / Bengaluru

5-10 Yrs

₹ 9-13 LPA

Senior Engineer at Open-Silicon, Inc.

Pune, Bangalore / Bengaluru

2-6 Yrs

₹ 4-8 LPA

Senior Staff Engineer at Open-Silicon, Inc.

Pune, Bangalore / Bengaluru

3-7 Yrs

₹ 5-9 LPA

Technical Lead at WebEx Communications India (P) Ltd.

Bangalore / Bengaluru

4-8 Yrs

₹ 6-10 LPA

Sta Engineer at Eximietas Design

Bangalore / Bengaluru

4-7 Yrs

₹ 6-9 LPA

Senior Staff Engineer at Marvell India Pvt Ltd

Bangalore / Bengaluru

7-10 Yrs

₹ 9-12 LPA

Cadd Engineer at SOURCERIGHT TECHNOLOGIES (INDIA) PRIVATE LIMITED

Bangalore / Bengaluru

5-8 Yrs

₹ 9-13 LPA

Staff Engineer I - STA and Synthesis

2-6 Yrs

Bangalore / Bengaluru

2d ago·via naukri.com

Engineer II - Design Verification

1-4 Yrs

Pune, Bangalore / Bengaluru

2d ago·via naukri.com

Senior Engineer 1 - EMIR

2-6 Yrs

Pune, Bangalore / Bengaluru

5d ago·via naukri.com

Engineer II -ASIC design

3-4 Yrs

Bangalore / Bengaluru

9d ago·via naukri.com

Staff Program Manager - II

4-8 Yrs

Pune, Bangalore / Bengaluru

10d ago·via naukri.com

Senior Engineer I - ASIC Design

3-7 Yrs

Bangalore / Bengaluru

11d ago·via naukri.com

Senior Engineer II - ASIC Design

3-4 Yrs

Bangalore / Bengaluru

12d ago·via naukri.com

Finance Systems Manager

4-7 Yrs

Bangalore / Bengaluru

13d ago·via naukri.com

VLSI Trained Fresher

0-1 Yrs

Pune, Bangalore / Bengaluru

18d ago·via naukri.com

Engineer II VLSI

1-4 Yrs

Hubli, Mangaluru, Mysuru / Mysore +2 more

1mon ago·via naukri.com
write
Share an Interview