Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Employer? Claim Account for FREE

Omni Design Technologies

Compare

No reviews yet

11 Omni Design Technologies Jobs

Senior Verification Engineer

Omni Design Technologies

3-7 years

Hyderabad / Secunderabad, Bangalore / Bengaluru

1 vacancy

Omni Design Technologies

posted 5d ago

Job Role Insights

Key skills for the job

Python Social Work Linux Administration Basic Perl Debugging

+ 3 more

Job Description

The Verification Engineer will define verification architecture, implement verification environment for block level, SoC subsystems and SOC top level design that use advance verification methodologies and meet established content, performance, quality, cost and schedule goals. He/She will also be responsible for the simulations of the SOC

Responsibilities

Define overall verification strategies, methodologies, and simulation environment
Work with RTL designers, system architects and block level verification engineers to develop top level verification requirements and test plans based on specifications.
Develop, maintain and publish verification specifications.
Analyze and debug simulation failures
Generates code coverage and functional coverage report
Run gate level simulation and debug them.
Perform the constraint assertion-based verification

Qualifications and Skills

BS in EE with 3+ years of experience or MS in EE with 1+ year experience
Strong knowledge with ASIC Simulation Tool & Verification Language: all sign-off simulators, Verdi/Siloti
Fluent in verification language such as UVM/OVM/System Verilog, Vera, Verilog
Experience in writing Test-plans and creating directed and random test cases
Strong scripting skills in Perl, Python, Linux shells etc.

Employment Type: Full Time, Permanent

Read full job description