Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Employer? Claim Account for FREE

MIPS

Compare

2.1

based on 2 Reviews

12 MIPS Jobs

Performance Architecture Engineer - Modeling & Correlation

MIPS

2.1

based on 2 Reviews

2-4 years

Pune, Bangalore / Bengaluru

1 vacancy

Performance Architecture Engineer - Modeling & Correlation

MIPS

posted 1mon ago

Job Role Insights

Key skills for the job

Python Computer Networking Architecture Automation Testing Linux Administration C++

+ 2 more

Job Description

We are seeking a Performance Architecture Engineer for Functional Modeling, Performance Modeling, and/or Correlation work. This position requires a candidate with knowledge and interest in functional and performance model development, and correlation between performance models and RTL implementations. The candidate will contribute to the advancement of MIPS high-performance designs through their modeling and correlation work, as part of the MIPS Performance Architecture team.

Responsibilities

Maintain and improve RISC-V functional models for DV verification and functional execution of performance models.
QEMU modeling, both user and system modes.
ESESC modeling.
Instruction trace tools maintenance and improvement.
Investigating performance discrepancies between performance model and RTL simulation results.

Ideal Candidate Qualifications

Background in python, C++, and library development.
Strong background in RISC-V ISA, its extensions, and memory management methodologies.
Background in Linux and OpenSBI.
Written RISC-V compliance tests.
Hands-on experience developing and improving workload analysis tools.
Hands-on experience setting up and improving automation frameworks.
Have worked with tools like QEMU, Spike, or similar functional models.
Experience with processor micro-architecture concepts.
Written performance models for characterizing performance.
Experience deploying workloads running under Linux in QEMU.

Additional Plus

Background in DV verification practices
Background in hardware constructs like TLBs and caches
Experience with RISC-V and/or MIPS CPU architecture
Familiarity with the Sparta Modeling Framework, STF tracing tools and libraries, System-C, or similar C++ frameworks

Employment Type: Full Time, Permanent

Read full job description