DFT Engineer : Noida

Role Description

This is a full-time on-site role for DFT Engineer at Incise Infotech. DFT Engineer will be responsible for developing, implementing, and verifying the Design for testability (DFT) on complex system on chips (SOCs). The role also involves working with the physical design team to ensure the DFT requirements are met and with the verification team to ensure the DFT design is meeting the test coverage metrics. The ideal candidate will have experience in SOC level DFT techniques, ATPG, MBIST, JTAG, and boundary scan.

Qualifications

• Bachelor's or Master's degree in Electrical/Electronics Engineering or equivalent
• 3+ years of experience in DFT domain
• Expertise in DFT methodologies - scan insertion, scan compression, boundary scan, and memory BIST
• Experience in DFT tools like Tessent, ATPG, MBIST, and JTAG
• Experience in the complete scan chain flow (ATPG, simulation, and test pattern generation) on complex SOCs
• Knowledge of STA, LEC, and physical design aspects related to DFT
• Experience in Shell/Perl/Tcl and other scripting languages
• Good communication skills and the ability to work well in a team environment

Interested can share resume on Shubhanshi@incise.in