Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Premium Employer

Advanced Micro Devices

Compare

3.8

based on 249 Reviews

218 Advanced Micro Devices Jobs

Programmable Clock - Adaptive Computing Group , Circuit Design lead

Advanced Micro Devices, Inc

3.8

based on 249 Reviews

12-15 years

Hyderabad / Secunderabad

1 vacancy

Programmable Clock - Adaptive Computing Group , Circuit Design lead

Advanced Micro Devices

posted 11d ago

Job Role Insights

Flexible timing

Key skills for the job

Social Work Recruitment Gaming Packaging Partnerships Sanction Screening

+ 3 more

Job Description

As the part of the Programmable Clock & Methodologies team in India for AMDs Adaptive-Embedded Computing products, you will be responsible for design and development of clocking solutions that meet the high standards of AMDs AECG products. This will involve working a team of highly skilled engineers in India, as well as with the global Clock team of experts at the San Jose office.

An integral part of AMD s programmable logic group, the global Clock team is tasked with implementing the programmable clock for AMD s growing range of Adaptive-Embedded Computing products. Every new Adaptive SOC brings a new set of programable Clock challenges with their latest system, functional architectures and their adoption of new semiconductor and packaging technologies. The Global Clock team works closely with functional architecture, other Programable Logic groups, integration and SW teams to craft and implement new clock solutions, including new architectures, Clock Ips, PLL integrations post-Silicon Validation & Characterization and development of new tools, flows & Methodology.

This position invites candidates to join a clock team of experts, inventing and implementing original solutions, addressing challenging clock problems in some of the industry s largest and most complex SOCs.

THE PERSON:

You will lead by bringing people together and drive towards consensus, decisions, and results. Working independently, you will convert high level concepts down to tangible specifications that can be implemented efficiently. You should enjoy collaborating with engineers with their diverse skillsets and bring their expertise to bear on solving challenging Programable Clock problems.

KEY RESPONSIBILITIES:

Design and development of new Clock architectures and Circuits solution, Determine creative design approaches and parameters.
Mixed-mode simulation (analog/digital co-simulation) at SoC level, including chiplet base SoC.
Lead PLL integration and interface design for complex SoC requirement for high performance and power efficient Global Clock.
Test, debug, yield, post-Silicon Validation & Characterization of the Programmable Clock.
Programable global Clock distribution methodologies optimizing Clock - Skew, Jitter, DCD, Signal integrity and power integrity issues.
Contribute to architecture specification and circuit design for advanced energy efficient Programable Clock, deskew Circuit etc
Supervise layout design with floorplan and signal flow guidance. Post-layout simulation for reliability checks such as Aging/self heating/Monte Carlo/electromigration etc
Work and collaborate with domain teams (eg Layout, Logical Design, Physical Design, Integration and SW)
Implement IP in FPGA environment using Vivado or similar tools/flows.

PREFERRED EXPERIENCE:

You should have a deep understanding of Clocking methodologies and experience in leading teams to deliver complex projects. Working knowledge of Programable clocking is a plus.
Experience in Mixed-mode simulation (analog/digital co-simulation), Debugging simulation failures in both analog and digital domains
PLL integration and interface design for complex SoC.
Experience in Clock Calibrated De-skew design is a plus.
Understanding of Analog/Digital Design, microelectronics, electrical systems and Software development
Strong Clock circuit fundamentals (Clock switching and gating, synchronization, Divider, Clock skew balancing, Jitter, Fmax, DCD and CDC analysis).
Working experience of Package level Clock SIPI including transmission line and EM wave theory is a plus
Familiarity with test, debug, yield, post-Silicon Validation & Characterization is a plus.
You should be an expert in the development of clocking solutions and have the ability to work effectively with global teams (USA & India) to ensure that on time product delivery with high quality is met.
Circuit Design Tools: Cadence (Virtuoso - Schematics and Layout), ADE-XL, Spectre.
Prior work experience in FPGA design using VIVADO tool and silicon testing is a plus.