Verilog coding A 100hz square wave signal 50 percent duty cycle is given Write verilog code for dividing frequency of signal by 3.

Question

Accepted Answer

Verilog code to divide frequency of a 100hz square wave signal with 50% duty cycle by 3.

Create a counter that counts up to 3 and resets back to 0
Use the counter to toggle an output signal every 3 cycles of the input signal
The output signal will have a frequency of 100/3 = 33.33hz with 50% duty cycle

Accepted Answer

module frequency_divider_by_3 ( input wire clk, // Input clock signal (100Hz) output reg out // Output signal (33.33Hz) );
 reg [1:0] 
counter; always @(posedge clk) begin if (counter == 2'b10) begin out <= ~out; // Toggle output every third cycle 
counter <= 2'b00; // Reset counter
 end 
else
 begin counter <= counter + 1; // Increment counter
 end 
end 
endmodule

Verilog coding A 100hz square wave signal 50 percent duty cycle is given Write verilog code for dividing frequency of signal by 3.

Popular interview questions of Asic Design Verification Engineer