Design muxes and write code for Fibonacci series

• Design a 2:1 mux using Verilog or VHDL

• Implement the Fibonacci series using a for loop or recursion

• Connect the output of the mux to select between the tw...read more