Asked inIntel,Intern

1.1. What is difference between combination logic circuit and sequential combination logic? 2. What is the difference between synchronous reset and asynchronous reset? 3. Why we used FSM ? 4. Difference Between Mealey and Moore FSM . 5. What is setup time, hold time , metastability? 6. How can we remove metastability ? 7. What is clock domain crossing? 8. He asked about project ( Mtech only) 9. What is the difference between blocking and non blocking assignment in Verilog? 10. He gives some Verilog program ( using blocking and non blocking assignment) he asked minimum number of flip flop required? 11. What is gray counter ? 12. What is carry look ahead adder?

Be the first one to answer
Add answer anonymously...
Intel Intern Interview Questions
Stay ahead in your career. Get AmbitionBox app
qr-code
Helping over 1 Crore job seekers every month in choosing their right fit company
65 L+

Reviews

4 L+

Interviews

4 Cr+

Salaries

1 Cr+

Users/Month

Contribute to help millions
Get AmbitionBox app

Made with ❤️ in India. Trademarks belong to their respective owners. All rights reserved © 2024 Info Edge (India) Ltd.

Follow us
  • Youtube
  • Instagram
  • LinkedIn
  • Facebook
  • Twitter