Linkedloops Technologies FPGA and RTL Design Engineer Salaries by Employees (Updated 2024)

Select experience

₹4.1 Lakhs - ₹5.2 Lakhs

Low Confidence

Salary of majority employees

Interested in this particular role?

Last Updated: 4 Dec 2024

Companies similar to Linkedloops Technologies for FPGA and RTL Design Engineer

Company name	Avg Annual Salary	Open Jobs
Amazon FPGA and RTL Design Engineer Salary 4 - 5 years exp. (4 salaries)	₹17 L/yr - ₹42 L/yr 650% more
HCLTech FPGA and RTL Design Engineer Salary 2 - 8 years exp. (4 salaries)	₹6 L/yr - ₹20.1 L/yr 151% more
Login to view exact salary
Intel FPGA and RTL Design Engineer Salary 3 - 8 years exp. (10 salaries)	₹15 L/yr - ₹45 L/yr 452% more
Amdocs FPGA and RTL Design Engineer Salary 3 - 5 years exp. (9 salaries)	₹19.4 L/yr - ₹40.5 L/yr 593% more
Capgemini Engineering FPGA and RTL Design Engineer Salary 2 - 5 years exp. (5 salaries)	₹4.9 L/yr - ₹17 L/yr 148% more

FPGA and RTL Design Engineer salary at Linkedloops Technologies ranges between ₹4.1 Lakhs to ₹5.2 Lakhs per year for employees with 1 year of experience. Salary estimates are based on 1 latest salaries received from various employees of Linkedloops Technologies.

Similar Designation salaries in Linkedloops Technologies

Project Engineer Salary

(AmbitionBox Estimate)

₹4.5 L/yr - ₹5.8 L/yr

Discover interview dos and don'ts from real experiences

Top trending discussions

View All

Salary Discussions, Hike & Promotions

a technical project manager

Deadend

Hi, I'm here to share a part of my journey from the past 12 years in my career, I started from a package of 3.6LPA in 2013 at iGate and due to a few bad decisions on my career and worthless advices from people who are always pessimistic about the industry, I switched two companies and landed in a start-up with 2.4LPA. I worked hard nearly 8-16hrs a day single handed researched, built and managed an entire vertical of a project for 8 years. When the company didn't value my contribution and thought I was too young to become a manager, I had a package of 6LPA and Senior developer in designation. I switched for obvious reasons to a TL role for 12LPA and now at the same company I'm a TPM on the basis of my contribution with 48LPA as a fixed component. I feel outclassed in terms of having a fancy CV with certifications, I feel like CTC has hit a peak with 48LPA being fixed and nearly 40% in Variable. Most companies are hesitant to hire me because of this. What should be my next move?

Got a question about Linkedloops Technologies?

Ask anonymously on communities.

Linkedloops Technologies FPGA and RTL Design Engineer Salary FAQs

What is the notice period for FPGA and RTL Design Engineer at Linkedloops Technologies?

According to AmbitionBox, 100% of the Linkedloops Technologies FPGA and RTL Design Engineers reported a notice period of 1 Month.This is based on 1 response on AmbitionBox in last 2 years.

Tell us how to improve this page.

Home >
Salaries >
Linkedloops Technologies Salaries >
Linkedloops Technologies FPGA and RTL Design Engineer Salaries

Linkedloops Technologies FPGA and RTL Design Engineer salary in India ranges between ₹4.1 Lakhs to ₹5.2 Lakhs. This is an estimate based on latest salaries received from employees of Linkedloops Technologies.