SOC Design Verification Sr Lead Engineer

Job Area: Engineering Group, Engineering Group > Hardware Engineering

General Summary:

As verification engineer candidate will be responsible to manage UFS/Ethernet/PCIe/high speed IP verification at one or more SoC (System On Chip) during project work.

Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.

OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

Responsibilities :

Understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.

Responsible to implement and analyze system Verilog assertion and coverage(code, toggle, functional) .

Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.

Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.

Adhere to quality standards and good test and verification practices.

B.E/B. Tech/M.E/M. Tech in electronics with 5+ year experience in verification domain.

Prior work experience on IP level or Soc level.

Prior work on UFS (Universal Flash Storage),Ethernet and PCIe Protocol is desirable.

Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment.

Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs).

Hands on experience in UVM. C/C++ ,System Verilog verification language.

Good understanding of AXI-AMBA protocol variants.

Can work with scripting language (shell, Makefile, Perl )

Strong understanding of design concepts and ASIC flow.

Good problem solving , analytical and debugging skill is must.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.