Asked questions on basic verilog like differences , defination, blocking and non blocking assignment, in digital they wil give scenario we have to design that, in FPGA design flow,wt is simulation, setup time hold time, CDC, CLB's