Task and function are subprograms in Verilog used for code modularity and reusability.

• Functions return a value while tasks do not.

• Functions can be called from expressions while tasks cannot.

• Tasks can ...read more