Upload Button Icon Add office photos
filter salaries All Filters

10 M-System Jobs

Design Verification Engineer - RTL (4-15 yrs)

4-15 years

Design Verification Engineer - RTL (4-15 yrs)

M-System

posted 24d ago

Job Description

Job requirements - Technical Skills :

- Complete hands-on experience in RTL Verification at both SoC/IP level.

- Should be proficient in building New or maintain existing SV/UVM/C based testbenches.

- Experienced in SV-UVM/OVM/VMM Methodologies. Specman hands-on can be a plus.

- Should have handled Complex Blocks/Hard Macro Level Functional Verification at both RTL and Gate Level.

- Should have experience dealing with Coverage Models and metrics issue and closure based on specification.

- Able to develop and track Test Plan & Validation Plans based on Specification. Able to setup Regression environments based on Test Plans.

- Experience in dealing GPIO, Clock Controller, DFTMUX, System controller such as PMU/CMU/TMU and power issues at SoC level will be an advantage.

- Knowledge on Power-Aware -CPF/UPF Simulation at both RTL and Timing Simulations at Gate Level.

- Able to Work closely with the Architecture, Design, Synthesis and Physical Design team teams to resolve the RTL/GLS level issues.

- Should have knowledge on any of the Bus interface - PCIe/USB/I2C/SPI/UART


- Should have worked on AMBS protocols.

Technologies : 28nm and below.

- Experience in Tcl/Tk, PERL, Makefile is a definite Plus


Education :

- B.Tech/BE/ME/M.Tech

Job requirements - Soft Skills :

Communication :

- Able to abstract technical details.


- Open to communicate with people on and off site.


- Open-minded.

- Excellent communication skills, enjoys working in an international team across locations

- Very good level of spoken and written English ( at least B2 level).

- Strong presentation and listening skills are required Team player

- Committed to the team and task

- Helping team members, sharing knowledge Self-driven and highly motivated

- Self-motivated and self-dependent worker. Embracing the task.

Highlight potential issues :

- Regular reporting. Clean and organized working style.


- Able to go the extra mile


- Solution oriented attitude, pragmatic.


- Good problem solving skills

- Following and improving processes

- Able to follow corporate reporting standards


- Organized, trusted, committed to a long term employment

- Quality awareness


Functional Areas: Other

Read full job description

Compare M-System with

TCS

3.7
Compare

Accenture

3.8
Compare

Wipro

3.7
Compare

Cognizant

3.7
Compare

Capgemini

3.7
Compare

HDFC Bank

3.9
Compare

Infosys

3.6
Compare

ICICI Bank

4.0
Compare

HCLTech

3.5
Compare

Tech Mahindra

3.5
Compare

Genpact

3.8
Compare

Teleperformance

3.9
Compare

Concentrix Corporation

3.8
Compare

Axis Bank

3.8
Compare

Amazon

4.1
Compare

Jio

3.9
Compare

iEnergizer

4.6
Compare

Reliance Retail

3.9
Compare

IBM

4.0
Compare

LTIMindtree

3.8
Compare

Similar Jobs for you

Design & Verification Engineer at ACZ Global Pvt Ltd

5-10 Yrs

₹ 33-62 LPA

Asic Verification Engineer at Magna HR Consultant

5-10 Yrs

₹ 15-30 LPA

Design & Verification Engineer at Insemi Technology

3-6 Yrs

₹ 15-20 LPA

Design Manager at Synergic Emergence

15-22 Yrs

₹ 35-70 LPA

Design & Verification Engineer at Ambient Scientific

6-10 Yrs

₹ 18-30 LPA

Senior Design Verification Engineer at Spruce IT Pvt. Ltd.

5-9 Yrs

₹ 20-28 LPA

Design & Verification Engineer at M Systems

10-25 Yrs

₹ 20-86 LPA

RTL Engineer at Apolis India

4-10 Yrs

₹ 30-40 LPA

Senior Design Verification Engineer at ADROITEC SYSTEMS PVT LTD

5-7 Yrs

₹ 15-25 LPA

Design & Verification Engineer at IT Firm

8-12 Yrs

₹ 20-40 LPA

Design Verification Engineer - RTL (4-15 yrs)

4-15 Yrs

24d ago·via hirist.com

Design Verification Engineer (10-25 yrs)

10-25 Yrs

17d ago·via hirist.com

STA Engineer - Synthesis/Timing Closure (5-14 yrs)

5-14 Yrs

24d ago·via hirist.com

DFT Engineer - MBIST (5-12 yrs)

5-12 Yrs

24d ago·via hirist.com

Design Verification Engineer - UVM (8-15 yrs)

8-15 Yrs

24d ago·via hirist.com

STA Engineer - Synthesis/Timing Closure (5-14 yrs)

5-14 Yrs

2mon ago·via hirist.com

DFT Engineer - MSBIT (5-12 yrs)

5-12 Yrs

2mon ago·via hirist.com

Design Verification Engineer - UVM (8-15 yrs)

8-15 Yrs

2mon ago·via hirist.com

Recently Viewed

JOBS

Amgen

No Jobs

JOBS

Mirafra Technologies

No Jobs

REVIEWS

Siora Surgicals

No Reviews

JOBS

ACG Worldwide

No Jobs

JOBS

Siora Surgicals

No Jobs

JOBS

Browse jobs

Discover jobs you love

JOBS

Browse jobs

Discover jobs you love

COMPANY BENEFITS

Siora Surgicals

No Benefits

LIST OF COMPANIES

Siora Surgicals

Overview

write
Share an Interview
How was your last interview experience?
Rate your experience using AmbitionBox
Terrible
Terrible
Poor
Poor
Average
Average
Good
Good
Excellent
Excellent